Patent US3979561A successfully refreshed from Google Patents.
US3979561A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Level-code encoded multiplexer
Assignee: United States Department of the Navy
•
Filing: 1975-05-06
•
Granted: 1976-09-07
•
Expires: 1995-05-06
Abstract
Abstract Apparatus for multiplexing a large number of digital signals onto a few aog channels using a level code encoded multiplexer. Each digital signal to be multiplexed is assigned a unique reference level to represent a logical "one", with all digital inputs assigned the same zero ground as a base line for a logical "zero".
Inventors
- 👤 Francis E. Hinkle
- 👤 David F. Rohde
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-25 15:33
CPC Classifications
H; H04; H04L; H04L5/00; H04L5/02; H04L5/04; H04J; H04J7/00
Claims Analysis
Total Claims: 3
Claim 1
Independent Claim
72 words
A system for multiplexing a plurality of digital signals from separate sources onto a few analog channels comprising: means for encoding digital signals from different sources so as to associate signals from each source with a respectively unique analog reference level representing digital "one" and to associate signals from all sources with a common zero ground level for a digital "zero;" and sequencing means for multiplexing said signals to their respective channels.
Claim 2
Independent Claim
72 words
A system for multiplexing a plurality of digital signals from separate sources onto a few analog channels comprising: means for encoding digital signals from different sources so as to associate signals from each source with a respectively unique analog reference level representing digital "one" and to associate signals from all sources with a common zero ground level for a digital "zero;" and sequencing means for multiplexing said signals to their respective channels.
Claim 3
Dependent Claim
35 words
A multiplexing system as recited in claim 1 wherein said encoding means comprises a plurality of hex buffers and said sequencing means comprises a multiplexer including a plurality of analog gates controlled by clocking means.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1979-09-07 | 1980-03-08 | 1980-09-07 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1983-09-07 | 1984-03-08 | 1984-09-07 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1987-09-07 | 1988-03-08 | 1988-09-07 | $7700.00 | Window Closed / Lapsed |