Quartz crystal electronic timepiece

Claim 2

An electronic timepiece comprising oscillator means for producing a high frequency reference signal, said oscillator means including one of a plurality of quartz crystal vibrators each capable of vibrating at a different frequency, said oscillator means being tunable to vibrate at a predetermined high frequency selected from a group including a desired high frequency and at least one high frequency which varies from said desired high frequency by m Hz, where m is an integer, as determined by the one of said plurality of vibrators included therein; divider means including a plurality of series-connected divider stages adapted to produce a predetermined low frequency signal, the number of divider stages determining a division ratio for producing said predetermined low frequency signal in response to the application thereto of a high frequency reference signal of said desired frequency from said oscillator means; and adjustment means coupled to said divider means, said adjustment means being adapted to selectively adjust the division ratio fo said divider means to thereby produce said predetermined low frequency signal when said oscillator means produces a high frequency reference signal which varies from said desired high frequency by m Hz.

Claim 3

An electronic timepiece as recited in claim 1 wherein said oscillator means includes means for selectively tuning the frequency of the high frequency standard signal to one of the desired high frequency and a high frequency which varies from said desired high frequency by m Hz.

Claim 4

An electronic timepiece as recited in claim 1 wherein said adjustment means is adapted to produce a selected number of adjustment pulses during each period of said predetermined low frequency signal, said adjustment means including combining circuit means in series-connection between one of said divider stages and the next-previous divider stage for receiving a pulse signal from said next-previous divider stage and said adjustment pulses and in response thereto supplying a combined adjustment pulse signal to said one divider stage, said combined adjustment signal including an excursion corresponding to each excursion of said next-previous divider stage signal and at least one excursion for each excursion of said adjustment pulses.

Claim 5

An electronic timepiece as claimed in claim 3, wherein said adjustment means includes first circuit means for producing said adjustment pulses applied to said combining circuit means, each of said adjustment pulses having a period equal to the period of the next-previous divider stage signal delayed by a time equal to one-half the period of the next previous divider stage signal.

Claim 6

An electronic timepiece as claimed in claim 3, wherein said combining circuit means is an EXCLUSIVE OR gate.

Claim 7

An electronic timepiece as claimed in claim 4, wherein said first circuit means includes second circuit means for providing a signal which is the complement of said predetermined low frequency signal delayed by one-half the period of said next previous divider stage signal, and third circuit means for providing a signal having the same period as the next previous divider stage signal and delayed by a time equal to one-quarter the period thereof, and a gating means intermediate said second and third circuit means, for producing said adjustment pulses in response to a coincident application of said predetermined low frequency signal, said signal which is the complement of said predetermined low frequency signal delayed by one-half the period of said next previous divider stage signal, and said next previous divider stage signal delayed by a time equal to one-quarter the period thereof.

Claim 8

An electronic timepiece as claimed in claim 6, wherein said gating means includes a delay flip-flop adapted to receive said predetermined low frequency signal and said next-previous divider stage signal, and in response therto to provide a signal which is the complement of said predetermined low frequency signal delayed by a time equal to one half of the next previous divider stage signal, and AND gate means for receiving said complementary delayed predetermined frequency signal and said predetermined low frequency signal and reference frequency signal delayed by one-quarter cycle, the output of said AND gate being supplied to said combining circuit means as said adjustment pulses.

Claim 9

An electronic timepiece as claimed in claim 7, wherein said AND gate means includes a control input, said control input being referenced to one of a first and second potentials, said first and second potentials respectively determining the presence or absence of an adjustment pulse applied to said EXCLUSIVE OR gate.

Claim 10

An electronic timepiece as claimed in claim 8, and including fourth circuit means for providing a signal which is the complement of the next to last divider stage signal and further gating means including a further delay flip-flop adapted to receive as a first input the complement of said next to last divider stage signal and said next-previous divider stage signal, and in response thereto produce a signal having the same frequency as said next to last divider stage signal delayed by a time equal to one-half of the period of the next previous divider stage signal, further AND gate means including a control input, said control input being referenced to one of a first and second potentials, said first and second potentials respectively determining the presence or absence of an an adjustment pulse produced by said further AND gate means, said further AND gate means being adapted to receive said next to last divider stage signal delayed by a time equal to one-half the period of the next-previous divider stage signal, the complement of the next to last divider stage signal, the next-previous divider stage signal delayed by a time equal to one-quarter the period of the next previous divider stage signal, and in response to the application of said signals thereto and said control input being referenced to said first potential, producing adjustment pulses, and an OR gate adapted to receive said adjustment pulses from said AND gate means and said further AND gate means and in response thereto supply said adjustment pulses to said combining circuit means.