Patent US3970798A successfully refreshed from Google Patents.
US3970798A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Time division multiplex data transmission system
Assignee: International Business Machines Corp
•
Filing: 1975-04-21
•
Granted: 1976-07-20
•
Expires: 1995-04-21
Abstract
Abstract The structure described is a switching-processing node for high speed data transmission systems. Information is transmitted in time slot channels, one of which is control information. Data to be passed through a node is stripped of control characters, passed to a transmitting unit and there re-encoded with such additional data bits as needed. Data for the node is switched from an input decoder to a processor input and data for transmission is switched to a transmission unit for encoding. A switching information control frame can be passed over the system to set the switching circuits at a node to operate at the appropriate time slots of the data frames.
Inventors
- 👤 Gabriel Epenoy
- 👤 Remi Vautier
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 13:18
CPC Classifications
H; H04; H04J; H04J3/00; H04J3/02; H04J3/06; H04J3/07; H04J3/073; H04Q; H04Q11/00; H04Q11/04
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
192 words
A data transmission system including a number of switching nodes and data transmission lines connecting said nodes, for transmitting data by interspersed data frames and switching control frames, said system characterized in that each node includes: reception adapter means for detecting a first synchronization character in an incoming transmission frame and for extracting data and non-significant stuffing bits from a high speed channel of said frame, said reception adapter means also including means for detecting a second synchronization character, a counter means energized by said reception adapter means upon detection of said second synchronization character, to supply the addresses of switching control frame sub-channels according to the positions of said sub-channels with respect to said second synchronization character; means responsive to said counter means for extracting data from selected switching control frame sub-channels; a transmission adapter means for regenerating said first synchronization character of said data frame and for thereafter transmitting both data received on selected sub-channels and data originating at each node, said transmission adapter means including a means for inserting non-significant stuffing bits into said high speed channel of frames transmitted after said first synchronization character over said transmission line.
Claim 2
Dependent Claim
192 words
A data transmission system including a number of switching nodes and data transmission lines connecting said nodes, for transmitting data by interspersed data frames and switching control frames, said system characterized in that each node includes: reception adapter means for detecting a first synchronization character in an incoming transmission frame and for extracting data and non-significant stuffing bits from a high speed channel of said frame, said reception adapter means also including means for detecting a second synchronization character, a counter means energized by said reception adapter means upon detection of said second synchronization character, to supply the addresses of switching control frame sub-channels according to the positions of said sub-channels with respect to said second synchronization character; means responsive to said counter means for extracting data from selected switching control frame sub-channels; a transmission adapter means for regenerating said first synchronization character of said data frame and for thereafter transmitting both data received on selected sub-channels and data originating at each node, said transmission adapter means including a means for inserting non-significant stuffing bits into said high speed channel of frames transmitted after said first synchronization character over said transmission line.
Claim 3
Dependent Claim
52 words
A system according to claim 1 wherein said counter means consist of a counter, means to reset said counter to zero, said means activated by said reception adapter upon detection of said second synchronization character and means to increment said counter clock pulses corresponding to the significant bits in said switching frame.
Claim 4
Dependent Claim
87 words
A system according to claim 2 including a first logic means and a local processing unit including an adapter, said first logic means settable to route said data bits from said reception adapter means to the input of said local processing unit, a decoding unit in said processing unit and connected to said counter, and means activated by said decoding unit when it decodes the address in said address counter to be that of the sub-channel assigned to said processing unit to set said first logic means.
Claim 5
Dependent Claim
67 words
A system according to claim 3 including a second logic means to route the data bits coming from an output of a local processing unit to said transmission adapter means, and means activated by said decoding unit of said processing unit when it decodes the address in said address counter to be that of the sub-channel assigned to said processing unit for outputting data to said line.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1979-07-20 | 1980-01-19 | 1980-07-20 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1983-07-20 | 1984-01-19 | 1984-07-20 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1987-07-20 | 1988-01-19 | 1988-07-20 | $7700.00 | Window Closed / Lapsed |