Patent US3962689A successfully refreshed from Google Patents.
US3962689A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Memory control circuitry
Assignee: Individual
•
Filing: 1974-11-21
•
Granted: 1976-06-08
•
Expires: 1994-11-21
Abstract
Abstract A control circuit for reading from, and writing into, a random access memory into which successive data entries are stored at addresses in sequential binary order. A scan generator provides a repeated sequence of all sequential binary order addresses to the memory, and the write-enable input of the memory is controlled in synchronism with the memory addressing by continuously comparing the desired addresses of next-date entries with the scan generator addressing output, and enabling the write function of the memory when these addressing signals are the same.
Inventors
- 👤 Raymond D. Brunson
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-24 12:17
CPC Classifications
G; G06; G06F; G06F5/00; G06F5/06; G06F5/10; G11; G11C; G11C8/00; G11C8/04; A; A63; A63D; A63D5/00; A63D5/04
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
231 words
A system for controlling read and write functions of a random access memory to continuously read out therefrom in sequential binary order, data words stored in said memory and to selectively enter a next data word into a predetermined one of said memory addresses, comprising means for generating a binary scan sequence signal comprising a repeated clock signal controlled binary count corresponding to successive ones of a plurality of addresses in said random access memory; means for addressing said random access memory with said binary scan sequence signal; means for applying a next data word to be entered into said memory to the data input of said memory; means for comparing the binary address into which said next data word is to be entered with said binary scan signal during a time interval comprising at least that period of time required for said binary scan signal to generate signals corresponding to all of the addresses of said memory; said means for comparing a synchronization signal upon said binary scan and next data word address being the same; and means for applying said synchronization signal to write-enable pulse forming a logic means, in response to which said write-enable pulse forming logic means outputs a write-enable pulse; and said write-enable pulse being applied to said memory to cause said next data word to be written into the then addressed location in said memory.
Claim 2
Independent Claim
231 words
A system for controlling read and write functions of a random access memory to continuously read out therefrom in sequential binary order, data words stored in said memory and to selectively enter a next data word into a predetermined one of said memory addresses, comprising means for generating a binary scan sequence signal comprising a repeated clock signal controlled binary count corresponding to successive ones of a plurality of addresses in said random access memory; means for addressing said random access memory with said binary scan sequence signal; means for applying a next data word to be entered into said memory to the data input of said memory; means for comparing the binary address into which said next data word is to be entered with said binary scan signal during a time interval comprising at least that period of time required for said binary scan signal to generate signals corresponding to all of the addresses of said memory; said means for comparing a synchronization signal upon said binary scan and next data word address being the same; and means for applying said synchronization signal to write-enable pulse forming a logic means, in response to which said write-enable pulse forming logic means outputs a write-enable pulse; and said write-enable pulse being applied to said memory to cause said next data word to be written into the then addressed location in said memory.
Claim 3
Dependent Claim
36 words
The system of claim 1, whrein the predetermined address of next successive ones of said next data words to be entered are successively one greater than the address of the next preceding one of said words.
Claim 4
Dependent Claim
49 words
The system of claim 1, wherein said write-enable pulse forming logic pulse effects entry of said next data word at a time subsequent to the time occurrence of said synchronizing signal with a delay time not exceeding the time duration of the then existing address input to said memory.
Claim 5
Dependent Claim
53 words
The system of claim 3, wherein said binary scan signal comprises the collective bit outputs of a binary divider to which a clock input signal is provided, said binary divider effecting a division of said clock input by a factor of N, where N is the number of binary addresses in said memory.
Claim 6
Dependent Claim
88 words
The system of claim 3, wherein said means for generating said synchronization signal comprises a plurality of exclusive -OR logic gates, means applying respective like-significant bits of the binary output from said scan generator and those of the binary address of the next word to be entered as respective inputs to individual ones of said exclusive space -OR logic gates, an OR gating means receiving the outputs of said exclusive -OR gates as plural inputs thereto, and the output of said OR gating means comprising said synchronization signal.
Claim 7
Dependent Claim
96 words
The system of claim 4, wherein said write-enable pulse forming logic means comprises a J-K flip-flop receiving said synchronization signal as a reset input thereto, a monostable multivibrator having a pulse output time duration less than the time duration of the sequential binary address inputs to said memory, means triggering said multivibrator in response to a predetermined logic level change in the output of said flip-flop, and a clock signal defined triggering input signal applied to said flip-flop, said triggering input signal corresponding in time to that of a binary zero output from said binary divider.
Claim 8
Dependent Claim
83 words
The system of claim 3, further comprising means for selectively developing a zero reset logic pulse, means responsive to said zero reset pulse to provide a binary zero word as input data to said memory for the time duration of said zero reset logic pulse, said write enable pulse forming logic means receiving said zero reset logic pulse and developing in response thereto a write enable pulse during the respective time intervals of each successive one of the addresses inputted to said memory.
Claim 9
Dependent Claim
41 words
The system of claim 7, wherein said write-enable pulse forming logic means comprises logic circuits responsive to said zero reset logic input signal and said clock input signal to output a write-enable pulse during each successive cycle of said clock signal.
References Cited (Backward Citations)
US3772658A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1979-06-08 | 1979-12-08 | 1980-06-08 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1983-06-08 | 1983-12-08 | 1984-06-08 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1987-06-08 | 1987-12-08 | 1988-06-08 | $7700.00 | Window Closed / Lapsed |