Patent US3961268A successfully refreshed from Google Patents.
US3961268A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Disturbance pulse detector circuit for radio receiver blanking
Assignee: Blaupunkt Werke GmbH
•
Filing: 1975-06-30
•
Granted: 1976-06-01
•
Expires: 1995-06-30
Abstract
Abstract Two disturbance recognition circuits are supplied in parallel with the output of the receiver demodulator, one of them having a threshold characteristic with a sensitivity maximum only slightly above the frequency band of the received signal and a steep sensitivity frequency characteristic between that maximum and the upper edge of the signal band, while the other recognition circuit has its sensitivity well above the main sensitivity range of the first-mentioned recognition circuit. An AND-circuit is provided at the ouputs of the recognition circuits so that a blanking pulse will be produced only when both recognition circuits respond. The output pulse of the recognition circuit with the higher frequency sensitivity is broadened so that it will persist in the AND-circuit long enough to allow for the slower response time of the other recognition circuit. Blanking is disabled by a parallel switch when the rate of operation of the AND-circuit reaches a rate at which audible effects would be produced anyway.
Inventors
- 👤 Jens Hansen
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-25 03:10
CPC Classifications
H; H03; H03G; H03G3/00; H03G3/20; H03G3/30; H03G3/34; H03G3/345
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
187 words
In an interference blanking circuit for a radio receiver which includes an interference detector circuit and a blanking switch interposed between the output of the demodulator of the receiver and the circuits for utilizing the demodulated signal, the improved interference detector circuit which comprises the combination of: first disturbance recognition means (16) connected to the output of the demodulator and having a sensitivity maximum in a first frequency region lying slightly above the frequency band of the utilizable demodulated signal for recognizing the effects of a disturbance in said frequency region; second disturbance recognition means (17) connected to the output of the demodulator for recognizing the high-frequency components of disturbances in a frequency region well above the frequency region in which said first disturbance recognition means is most sensitive, and means connected to the outputs of said first and second disturbance recognition means for providing a blanking signal for operating the blanking switch of the receiver to interrupt the demodulated signal of the receiver only when both said first and said second disturbance recognition means (16, 17) recognize disturbance components in their respective frequency regions of sensitivity.
Claim 2
Dependent Claim
187 words
In an interference blanking circuit for a radio receiver which includes an interference detector circuit and a blanking switch interposed between the output of the demodulator of the receiver and the circuits for utilizing the demodulated signal, the improved interference detector circuit which comprises the combination of: first disturbance recognition means (16) connected to the output of the demodulator and having a sensitivity maximum in a first frequency region lying slightly above the frequency band of the utilizable demodulated signal for recognizing the effects of a disturbance in said frequency region; second disturbance recognition means (17) connected to the output of the demodulator for recognizing the high-frequency components of disturbances in a frequency region well above the frequency region in which said first disturbance recognition means is most sensitive, and means connected to the outputs of said first and second disturbance recognition means for providing a blanking signal for operating the blanking switch of the receiver to interrupt the demodulated signal of the receiver only when both said first and said second disturbance recognition means (16, 17) recognize disturbance components in their respective frequency regions of sensitivity.
Claim 3
Dependent Claim
28 words
Improved interference detector circuit as defined in claim 1, in which said first disturbance recognition means (16) has its greatest sensitivity of response between 70 and 100 kHz.
Claim 4
Dependent Claim
30 words
Improved interference detector circuit as defined in claim 1, in which said second disturbance recognition means (17) has its greatest sensitivity of response in a frequency range above 200 kHz.
Claim 5
Dependent Claim
56 words
Improved interference detector circuit as defined in claim 1, in which said first disturbance recognition means (16) includes high-pass circuit means (37, 38) for providing a steep response sensitivity characteristic with respect to frequency between the frequency band of the useful demodulated signal and the frequency of greatest response sensitivity of said first disturbance recognition means.
Claim 6
Dependent Claim
32 words
Improved interference detector circuit as defined in claim 1, in which said first disturbance recognition means (16) includes separate recognition threshold switches (52, 54) respectively for positive-going and for negative-going disturbance pulses.
Claim 7
Dependent Claim
44 words
Improved interference detector circuit as defined in claim 1, in which said second disturbance recognition means (17) is equipped with a plurality of differentiating circuits (61, 62; 65, 66; 70, 71) and includes recognition switching means (73a, 74) controlled by differentiated signals differentiated thereby.
Claim 8
Dependent Claim
47 words
Inproved interference detector circuit as defined in claim 1, in which said second disturbance recognition means (17) includes separate recognition switching means (73a, 74) respectively provided for operation upon recognition of disturbance pulses with positive-going leading edges and recognition of disturbance pulses with negative-going leading edges respectively.
Claim 9
Dependent Claim
66 words
Improved interference detector circuit as defined in claim 1, in which said means for interrupting the output of the demodulator of the receiver only when both said first and said second disturbance recognition means operate includes an AND-gate (83) and includes means for delaying the output of said second disturbance recognition means (17) and for applying said output thus delayed to an intput of said AND-gate.
Claim 10
Dependent Claim
33 words
Improved interference detector circuit as defined in claim 8, in which said delay means includes pulse-shaping circuit means (82) for broadening in time the output pulse of said second disturbance recognition means (17).
Claim 11
Dependent Claim
52 words
Improved interference detector circuit as defined in claim 1, in which means for preventing excessive blanking are provided which are arranged to bridge and thereby render ineffective the blanking switch for interrupting the output of the receiver demodulator when a predetermined number of blanking operations wiithin a predetermined time interval is exceeded.
Claim 12
Dependent Claim
47 words
Improved interference detector circuit as defined in claim 10, in which said means for preventing excessive blanking consists essentially of a capacitor (90) arranged to be subjected to variations in the amount of its charge in response to the control pulses utilized for operating the blanking switch.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1979-06-01 | 1979-12-01 | 1980-06-01 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1983-06-01 | 1983-12-01 | 1984-06-01 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1987-06-01 | 1987-12-01 | 1988-06-01 | $7700.00 | Window Closed / Lapsed |