Patent US3958187A successfully refreshed from Google Patents.
US3958187A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Clock signal generating device with complementary mos transistors
Assignee: Toshiba Corp
•
Filing: 1975-05-19
•
Granted: 1976-05-18
•
Expires: 1995-05-19
Abstract
Abstract Disclosed is a clock signal generating integrated circuit device comprising a quartz crystal oscillator section and a multistage frequency divider section. The crystal oscillator section and each frequency divider stage includes respectively complementary insulated gate field effect transistors. According to the present invention, the high frequency-operated field effect transistors have a lower threshold voltage than the remaining field effect transistors, so that the occupied area of the oscillator section can be decreased and simultaneously the power dissipation can also be reduced.
Inventors
- 👤 Yasoji Suzuki
- 👤 Teruaki Tanaka
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 05:52
CPC Classifications
H; H03; H03K; H03K3/00; H03K3/02; H03K3/353; H03K3/354; H03K3/3545; G; G04; G04F; G04F5/00; G04F5/04; G04F5/06; G04G; G04G3/00; G04G3/02
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
96 words
A clock signal generating device comprising a crystal oscillator circuit means having a crystal oscillating element and complementary field effect transistors connected to said crystal oscillating element, for generating a standard frequency, and a multistage frequency divider circuit means which is conected to said crystal oscillator circuit means and operative to divide the standard frequency and formed of complementary field effect transistors, characterized in that the complementary field effect transistors included in said clock signal generating device which are adapted for high frequency operation have a lower threshold voltage than those adapted for low frequency operation.
Claim 2
Dependent Claim
96 words
A clock signal generating device comprising a crystal oscillator circuit means having a crystal oscillating element and complementary field effect transistors connected to said crystal oscillating element, for generating a standard frequency, and a multistage frequency divider circuit means which is conected to said crystal oscillator circuit means and operative to divide the standard frequency and formed of complementary field effect transistors, characterized in that the complementary field effect transistors included in said clock signal generating device which are adapted for high frequency operation have a lower threshold voltage than those adapted for low frequency operation.
Claim 3
Dependent Claim
30 words
A clock signal generating device according to claim 1, characterized in that the complementary field effect transistors adapted for high frequency operation are included in said crystal oscillator circuit means.
Claim 4
Dependent Claim
43 words
A clock signal generating device according to claim 1, characterized in that the complementary field effect transistors adapted for high frequency operation are included in said crystal oscillator circuit means and at least the first stage of said multistage frequency divider circuit means.
Claim 5
Dependent Claim
129 words
A clock signal generating integrated circuit comprising a quartz crystal oscillator circuit section having complementary field effect transistors for generating a standard frequency, and a multistage frequency divider circuit section which is coupled to said quartz crystal oscillator circuit section and each stage of which is so operative in response to complementary input clock signals as to produce complementary clock signals the frequency of which is half the frequency of the complementary input clock signals and is formed of complementary field effect transistors, characterized in that the complementary field effect transistors included in said crystal oscillator circuit section have a lower threshold voltage than the complementary field effect transistors included in a plurality of stages of said multistage frequency circuit section which are adapted to operate at low frequencies.
Claim 6
Dependent Claim
129 words
A clock signal generating integrated circuit comprising a quartz crystal oscillator circuit section having complementary field effect transistors for generating a standard frequency, and a multistage frequency divider circuit section which is coupled to said quartz crystal oscillator circuit section and each stage of which is so operative in response to complementary input clock signals as to produce complementary clock signals the frequency of which is half the frequency of the complementary input clock signals and is formed of complementary field effect transistors, characterized in that the complementary field effect transistors included in said crystal oscillator circuit section have a lower threshold voltage than the complementary field effect transistors included in a plurality of stages of said multistage frequency circuit section which are adapted to operate at low frequencies.
References Cited (Backward Citations)
US3664118A
Cited
US3757510A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1979-05-18 | 1979-11-17 | 1980-05-18 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1983-05-18 | 1983-11-17 | 1984-05-18 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1987-05-18 | 1987-11-17 | 1988-05-18 | $7700.00 | Window Closed / Lapsed |