Current mode binary/bcd arithmetic array

Claim 2

A current mode arithmetic logic array for operating on pure binary and on binary coded decimal data comprising: a first array portion for receiving a carry input, a binary operation code, and first and second binary signal inputs and producing half-sum of said inputs and carry generate output signals in response to said binary operation code, a second array portion receiving said carry input, said half-sums and said carry generate signals and producing carry signals for each binary level of said first and second signals other than the least significant binary level, a third array portion responsive to said half-sum signals from said first portion, said carry signals from said second portion, and said operation code and producing a binary output resultant of the operation defined by said operation code on said first and second binary signals, a fourth array portion responsive to a Decimal Add (DA) signal for adding a count of six to one of said inputs prior to reception thereof by said first array portion, and a fifth array portion responsive to either a Decimal Add or a Decimal Subtract (DA + DS) signal for subtracting a count of six from the output from said third array portion if a carry output (C16) from said third array is not present, all of said array portions comprising soft saturating current mode logic series gates including a lower level gate and an upper level gate having an output voltage range limited to approximately 0.5 volt.

Claim 3

A current mode arithmetic logic array as defined by claim 1 wherein said soft saturating current mode logic gates include an upper level gate comprising a first NPN bipolar transistor and at least a second NPN bipolar transistor, means interconnecting the emitters of said first and second transistors to a common terminal, means interconnecting a current source to said common terminal, resistive means connecting the collector of said first transistor to a circuit ground potential, means connecting the collector of said second transistor to circuit ground potential, means applying a reference voltage of approximately -0.26 volt to the base of said first transistor, whereby binary input signals of 0 volt and -0.5 volt applied to the base of said second transistor are translated to output terminals at the collectors of said first and second transistors as real and complement outputs, respectively, of either 0 volt or -0.5 volt.

Claim 4

A current mode arithmetic logic array as defined by claim 1 wherein said binary/BCD opertion code is defined by the following table: M8 M4 M2 M1 M16=0 M16=1 ______________________________________ 0 0 0 0 F=A F=A plus C1 0 0 0 1 F=A + B F=A + B plus C1 0 0 1 0 F=A + B F=A + B plus C1 0 0 1 1 F=logical 1 F=minus 1 plus C1 0 1 0 0 F=A . B F=A plus (A.B) plus C1 0 1 0 1 F=B F=(A+B) plus (A.B) plus C1 0 1 1 0 F=A B F=A minus B minus 1 plus C1 (NOTE 1) 0 1 1 1 F=A+B F=(A.B) minus 1 plus C1 1 0 0 0 F=A. B F=A plus (A.B) plus C1 1 0 0 1 F=A B F=A plus B plus C1 (NOTE 2) 1 0 1 0 F=B F=(A+B) plus (A.B) plus C1 1 0 1 1 F=A + B F=(A.B) minus 1 plus C1 1 1 0 0 F=logical 0 F=A plus A plus C1 1 1 0 1 F=A . B F=(A+B) plus A plus C1 1 1 1 0 F=A . B F=(A+B) plus A plus C1 1 1 1 1 F=A F=A minus 1 plus C1 ______________________________________ NOTE 1 BCD subtract if A ≦ 9, B ≦ 9, DA + DS = 1 NOTE 2 BCD add if A ≦ 9, B ≦ 9, DA = 1, DA + DS = 1

Claim 5

A current mode arithmetic logic array as defined by claim 1 wherein said fourth portion operates on a B operand input (B1, B2, B4, B8) to produce a B' operand input (B'1, B'2, B'4, B'8) in accordance with the following equations: B'1 = b1 b'2 = da. (b2) + da. (b2) b'4 = da. (b4) + da. (b4.b2 + b4 b2) b'8 = da. (B8) + DA. (B8 + B4 + B2)

Claim 6

A current mode arithmetic logic array as defined by claim 1 wherein said fifth array portion operates on the F output (F1, F2, F4, F8) to produce an F' output (F'1, F'2, F'4, F'8) in accordance with the following equations: F1 = f'1 f2 = f'2 ⊕ [c16. (da + ds)] f4 = f'4 ⊕ [f'2.c16. (da + ds)] f8 = f'8 . [f'4.f'2 + c16 + (da + ds)].