← Back to Patent Explorer
US3947675A Expired / Lapsed US ⏱️ 0.0 years remaining

Computer interactive resistance simulator (CIRS)

Assignee: Energy Research and Development Administration ERDA
•
Filing: 1975-01-03
•
Granted: 1976-03-30
•
Expires: 1995-01-03
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A system for simulating the insertion of electric resistance values of either positive or negative quantity into an electric circuit and for cancelling drift errors therefrom.

Inventors

  • 👤 Bobby G. Mayn

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-25 15:07
CPC Classifications
G; G06; G06J; G06J1/00

Claims Analysis

Total Claims: 11
Claim 1
Independent Claim 153 words
A combination of components for simulating the insertion of selected resistances of either positive or negative values in an electric circuit comprising: a. a first amplifier means for providing an output voltage equal to a constant times a current in said circuit, b. a multiplier operatively connected to said first amplifier for receiving said output therefrom, c. means for providing a selected input of a manipulated value into said multiplier as a second input thereto whereby the output of said multiplier is the product of said selected input, a constant and said current, and d. a second amplifier means, operatively connected to said multiplier to receive said output therefrom as a first input and operatively connected to receive an input representative of the input to said first amplifier means as a second input, for providing an output of said combination equal to the product of a constant, said selected input and said current.
Claim 2
Dependent Claim 153 words
A combination of components for simulating the insertion of selected resistances of either positive or negative values in an electric circuit comprising: a. a first amplifier means for providing an output voltage equal to a constant times a current in said circuit, b. a multiplier operatively connected to said first amplifier for receiving said output therefrom, c. means for providing a selected input of a manipulated value into said multiplier as a second input thereto whereby the output of said multiplier is the product of said selected input, a constant and said current, and d. a second amplifier means, operatively connected to said multiplier to receive said output therefrom as a first input and operatively connected to receive an input representative of the input to said first amplifier means as a second input, for providing an output of said combination equal to the product of a constant, said selected input and said current.
Claim 3
Dependent Claim 41 words
The combination of claim 1 wherein said first amplifier means include an amplifier having a resistance through which said current flows across its two inputs whereby the input into said first amplifier means is equal to said current times said resistance.
Claim 4
Dependent Claim 39 words
The combination of claim 2 wherein said circuit is a bridge circuit having a detector in one leg thereof and said current flows in said leg and through said resistance connected across said amplifier of said first amplifier means.
Claim 5
Dependent Claim 71 words
The combination of claim 2 wherein: a. the junctions of said combination with said circuit are at the first input of said amplifier of said first amplifier means and the second output of said second amplifier means, which second amplifier means is connected in the differentiating mode and, b. the second input of the amplifier of said first amplifier means is connected to the first output of said second amplifier means.
Claim 6
Dependent Claim 39 words
The combination of claim 4 wherein said circuit is a bridge circuit having a detector in one leg thereof and said current flows in said leg and through said resistance connected across said amplifier of said first amplifier means.
Claim 7
Dependent Claim 13 words
The combination of claim 1 wherein said selected input is a discrete value.
Claim 8
Dependent Claim 16 words
The combination of claim 6 wherein said selected input is a digital input converted to analog.
Claim 9
Dependent Claim 14 words
The combination of claim 7 wherein said multiplier is of the multiplying DAC type.
Claim 10
Dependent Claim 36 words
The combination of claim 1 additionally including means for sensing voltage representative of error in the circuit across selected points in said combination and inputting said voltage into said second amplifier means as an error signal.
Claim 11
Dependent Claim 41 words
The combination of claim 9 additionally including means for retaining said error signal when said selected input is zero and inputting said retained signal into said second amplifier thereby compensating for said error signal in the electrical output of said combination.

References Cited (Backward Citations)

US2401447A Cited
US2860241A Cited
US3396267A Cited
US3562553A Cited
US3633005A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1979-03-30 1979-09-29 1980-03-30 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1983-03-30 1983-09-29 1984-03-30 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1987-03-30 1987-09-29 1988-03-30 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag