Patent US3946215A successfully refreshed from Google Patents.
US3946215A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Pseudo-random code generator
Assignee: Boeing Co
•
Filing: 1974-09-30
•
Granted: 1976-03-23
•
Expires: 1994-09-30
Abstract
Abstract A pseudo-random bit generator forms a portion of the pseudo-random code generator, and provides square wave output bits over a defined frequency spectrum on a plurality of parallel output lines. The bits present on a selected number of output lines in sequence define a binary number, which is compared with an accumulated count present in a counter driven by a clock running at a predetermined frequency. A correct comparison resets the counter, shifts the pseudo-random bit generator, and shifts a past-history shift register which contains a portion of the output of the pseudo-random code generator. The output from the past-history shift register, and the square wave output bits on certain other parallel output lines from the random bit generator are applied as inputs to respective logic probability circuits. The logic probability circuits are connected to an output logic circuit, the output of which is the pseudo-random code signal, a series of square waves occurring pseudo-randomly over a frequency spectrum which is adjustable by altering the parameters of the various logic probability circuits.
Inventors
- 👤 Jack L. May
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 23:08
CPC Classifications
G; G06; G06F; G06F7/00; G06F7/58; G06F7/582; H; H03; H03K; H03K3/00; H03K3/84
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
174 words
An apparatus for generating a pseudo-random code signal, comprising: first circuit means operative to produce a plurality of first output bits which define a pseudo-random sequence; at least one logic gating means responsive to more than one of said first output bits, said logic gating means providing a logic output bit, said logic output bit and selected other first output bits defining a first count; clock means generating a clock signal of predetermined frequency; counter means responsive to said clock signal and operative to count from a reference count; means operative to compare the count of said counter means with said first count, and to generate a comparator signal in response to an equality therebetween; means responsive to said comparator signal for resetting said counter means to said reference count; means coupling said comparator signal to said first circuit means, said first circuit means producing in response to said comparator signal a new pseudo-random bit sequence; and, means controlled by said comparator signal to produce successive second output bits defining the pseudo-random code signal.
Claim 2
Independent Claim
174 words
An apparatus for generating a pseudo-random code signal, comprising: first circuit means operative to produce a plurality of first output bits which define a pseudo-random sequence; at least one logic gating means responsive to more than one of said first output bits, said logic gating means providing a logic output bit, said logic output bit and selected other first output bits defining a first count; clock means generating a clock signal of predetermined frequency; counter means responsive to said clock signal and operative to count from a reference count; means operative to compare the count of said counter means with said first count, and to generate a comparator signal in response to an equality therebetween; means responsive to said comparator signal for resetting said counter means to said reference count; means coupling said comparator signal to said first circuit means, said first circuit means producing in response to said comparator signal a new pseudo-random bit sequence; and, means controlled by said comparator signal to produce successive second output bits defining the pseudo-random code signal.
Claim 3
Dependent Claim
67 words
An apparatus of claim 1, wherein said second output bit producing means includes storage means having a series of outputs, and means for applying a portion of said code signal to said storage means, and further includes second logic means responsive to said storage means outputs, and to selected ones of said first output bits for producing successive output bits under the control of said comparator signal.
Claim 4
Dependent Claim
44 words
An apparatus of claim 2, wherein said storage means is a linear shift register, and wherein said linear shift register is responsive to said comparator signal to enter the portion of the code signal then presented to said storage means by said applying means.
Claim 5
Dependent Claim
22 words
An apparatus of claim 1, wherein said counter means has a counting cycle at least equal to the largest possible first count.
Claim 6
Dependent Claim
23 words
An apparatus of claim 1, wherein said first output bits are square waves, and wherein the code signal is a square wave signal.
Claim 7
Dependent Claim
81 words
An apparatus of claim 1, wherein said first circuit means includes a linear shift register having an input and output, and an odd/even parity generator, wherein said linear shift register is in parallel connection with said odd/even parity generator, wherein said odd/even parity generator is responsive to selected ones of said first output bits to produce a bit series, the bits in said bit series being applied to the input of said linear shift register in response to said comparator signal.
Claim 8
Dependent Claim
48 words
An apparatus of claim 6, wherein said odd/even parity generator is operative to sum the number of selected first output bits having a first magnitude, and to produce a bit having a first magnitude when said sum is even, and a second magnitude when said sum is odd.
Claim 9
Dependent Claim
21 words
An apparatus of claim 6, including means for selectively coupling each of said first output bits to said odd/even parity generator.
Claim 10
Dependent Claim
24 words
An apparatus of claim 1, including means for delaying the resetting of said counter means until said new pseudo-random bit sequence has been produced.
Claim 11
Independent Claim
202 words
An apparatus for generating a pseudo-random code signal, comprising: first circuit means operative to produce a plurality of first output bits which define a pseudo-random sequence, each of said first output bits varying between two levels of magnitude according to a known first probability; second circuit means responsive at its input to selected first output bits for generating a plurality of counter input bits, at least one of which varies between two levels of magnitude according to a probability different than said known first probability, said counter input bits defining a first count; clock means generating a clock signal of predetermined frequency; counter means responsive to said clock signal and operative to count from a reference count; means operative to compare the count of said counter means with said first count, and to generate a comparator signal in response to an equality therebetween; means responsive to said comparator signal for resetting said counter means to said reference count; means coupling said comparator signal to said first circuit means, said first circuit means producing in response to said comparator signal a new pseudo-random bit sequence; and, means controlled by said comparator signal to produce successive second output bits defining the pseudo-random code signal.
Claim 12
Independent Claim
202 words
An apparatus for generating a pseudo-random code signal, comprising: first circuit means operative to produce a plurality of first output bits which define a pseudo-random sequence, each of said first output bits varying between two levels of magnitude according to a known first probability; second circuit means responsive at its input to selected first output bits for generating a plurality of counter input bits, at least one of which varies between two levels of magnitude according to a probability different than said known first probability, said counter input bits defining a first count; clock means generating a clock signal of predetermined frequency; counter means responsive to said clock signal and operative to count from a reference count; means operative to compare the count of said counter means with said first count, and to generate a comparator signal in response to an equality therebetween; means responsive to said comparator signal for resetting said counter means to said reference count; means coupling said comparator signal to said first circuit means, said first circuit means producing in response to said comparator signal a new pseudo-random bit sequence; and, means controlled by said comparator signal to produce successive second output bits defining the pseudo-random code signal.
References Cited (Backward Citations)
US3746847A
Cited
US3811038A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1979-03-23 | 1979-09-22 | 1980-03-23 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1983-03-23 | 1983-09-22 | 1984-03-23 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1987-03-23 | 1987-09-22 | 1988-03-23 | $7700.00 | Window Closed / Lapsed |