Patent US3943466A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3943466A Expired / Lapsed US ⏱️ 0.0 years remaining

Compander for TDM telecommunication system

Assignee: Italtel SpA
•
Filing: 1974-07-01
•
Granted: 1976-03-09
•
Expires: 1994-07-01
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Amplitude samples of voice signals to be transmitted by pulse-code modulation are compared with a quasi-exponential reference voltage generated during each sampling interval while a binary counter receives a train of isochronous clock pulses, the reading of the counter at the instant of a match being stored in a memory for subsequent insertion into a message frame. Positive and negative signals are distinguished by a sign bit preceding the amplitude code; in one embodiment the reference voltage is sequentially generated with opposite polarities in successive halves of a sampling interval, the counter having an additional stage to generate the sign bit. Decoding at the receiving end is achieved with the aid of another binary counter whose output is compared with the amplitude code and, in the event of a match, causes the instantaneous value of a similar reference voltage to be sampled and stored for subsequent integration.

Inventors

  • 👤 Evangelo Lyghounis

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-04 22:55
CPC Classifications
H; H04; H04B; H04B1/00; H04B1/62; H04B1/64; H03; H03M; H03M1/00; H03M1/12; H03M1/50; H03M1/56; H03M1/66; H03M1/82

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 436 words
A compander for a TDM telecommunication system wherein a transmitting terminal, having means for periodically sampling the signal amplitudes on a multiplicity of incoming signal channels, is connected via a communication link with a receiving terminal having means for distributing arriving amplitude samples to a multiplicity of outgoing channels, comprising: synchronized timing means at said terminals for generating respective sequences of 2 n isochronous clock pulses during a coding interval occurring at least once per sampling period, with n = m + p, the number 2 n representing a multiplicity of quantizing amplitude levels subdivided into 2 m groups of 2 p amplitude levels per group; a first signal generator at said transmitting terminal and a second signal generator at said receiving terminal controlled by said timing means for respectively producing, during each coding interval, a first and a second reference voltage each following a quasi-exponential curve divided into 2 m straight segments each coinciding with a series of 2 p clock pulses; a plurality of coders at said transmitting terminal, one for each incoming channel, each including a first comparator connected to said first signal generator for receiving said first reference voltage and further connected to the respective incoming channel for receiving amplitude samples to be coded, each of said coders also including a first binary counter for said clock pulses connected to said timing means for zero-setting at the beginning of each coding interval and further connected to said first comparator for halting its count whenever the instantaneous magnitude of said reference voltage equals the amplitude sample to be coded; multiplexing means at said transmitting terminal for delivering respective binary codes, representing the counts of the several first counters thereof, in interleaved relationship to said communication link during each sampling period; a plurality of decoders at said receiving terminal, one for each outgoing channel, each including a second binary counter for said clock pulses connected to said timing means for zero-setting at the beginning of a decoding interval of the same duration as said coding interval; and demultiplexing means at said receiving terminal for distributing arriving binary codes from said communication link to said decoders during each sampling period, each decoder also including a second comparator connected to said demultiplexing means and further connected to said second counter, output means including a normally closed sampling gate inserted between the respective outgoing channel and said second signal generator, said sampling gate being controlled by said second comparator for opening at the instant when an arriving binary code matches the count of said second counter to pass the instanteneous amplitude of said second reference voltage. 21
Claim 2
Dependent Claim 436 words
A compander for a TDM telecommunication system wherein a transmitting terminal, having means for periodically sampling the signal amplitudes on a multiplicity of incoming signal channels, is connected via a communication link with a receiving terminal having means for distributing arriving amplitude samples to a multiplicity of outgoing channels, comprising: synchronized timing means at said terminals for generating respective sequences of 2 n isochronous clock pulses during a coding interval occurring at least once per sampling period, with n = m + p, the number 2 n representing a multiplicity of quantizing amplitude levels subdivided into 2 m groups of 2 p amplitude levels per group; a first signal generator at said transmitting terminal and a second signal generator at said receiving terminal controlled by said timing means for respectively producing, during each coding interval, a first and a second reference voltage each following a quasi-exponential curve divided into 2 m straight segments each coinciding with a series of 2 p clock pulses; a plurality of coders at said transmitting terminal, one for each incoming channel, each including a first comparator connected to said first signal generator for receiving said first reference voltage and further connected to the respective incoming channel for receiving amplitude samples to be coded, each of said coders also including a first binary counter for said clock pulses connected to said timing means for zero-setting at the beginning of each coding interval and further connected to said first comparator for halting its count whenever the instantaneous magnitude of said reference voltage equals the amplitude sample to be coded; multiplexing means at said transmitting terminal for delivering respective binary codes, representing the counts of the several first counters thereof, in interleaved relationship to said communication link during each sampling period; a plurality of decoders at said receiving terminal, one for each outgoing channel, each including a second binary counter for said clock pulses connected to said timing means for zero-setting at the beginning of a decoding interval of the same duration as said coding interval; and demultiplexing means at said receiving terminal for distributing arriving binary codes from said communication link to said decoders during each sampling period, each decoder also including a second comparator connected to said demultiplexing means and further connected to said second counter, output means including a normally closed sampling gate inserted between the respective outgoing channel and said second signal generator, said sampling gate being controlled by said second comparator for opening at the instant when an arriving binary code matches the count of said second counter to pass the instanteneous amplitude of said second reference voltage. 21
Claim 3
Dependent Claim 42 words
A compander as defined in claim 1, further comprising a first binary register in each coder inserted between said multiplexing means and said first counter, and a second binary register in each decoder inserted between said demultiplexing means and said second comparator.
Claim 4
Dependent Claim 28 words
A compander as defined in claim 2 wherein said output means includes storage means for the instantaneous amplitude of said second reference voltage passed by said sampling gate.
Claim 5
Dependent Claim 48 words
A compander as defined in claim 1 for the coding and decoding of bipolar signal amplitudes, further comprising polarity-discriminating means in each coder for supplementing said binary codes with a sign bit, and polarity-restoring means in each decoder responsive to the sign bit in each arriving binary code.
Claim 6
Dependent Claim 73 words
A compander as defined in claim 4, wherein said coding interval occurs twice in each sampling period, said first and second signal generators being each provided with inverting means responsive to said timing means for reversing the polarity of said first and second reference voltages during alternate coding intervals, said polarity-discriminating means comprising an (n+1) th stage in said first counter, said polarity-restoring means comprising an (n+1) th stage in said second counter.
Claim 7
Dependent Claim 98 words
A compander as defined in claim 1 wherein said timing means includes frequency-dividing means for deriving a switching pulse from every (2 p ) th clock pulse in each coding interval, each of said signal generators comprising pulse-counting means with at least m binary stages connected to said frequency-dividing means for stepping by successive switching pulses, a source of direct current, a resistive/capacitive network connected across said source, said network including switch means for altering the resistivity restivity thereof, and logical circuitry connected to said m+1 stages for operating said switch means in response to said switching pulses.
Claim 8
Dependent Claim 84 words
A compander as defined in claim 6 wherein said network comprises 2 m -1 resistors connected in parallel across said source by way of a common capacitor, the first two of said resistors being of identical resistance R, the remaining resistors having respective resistances R/2, R/4 and so forth progressively diminishing by a factor of 2, said switch means open-circuiting all but the first resistor until the occurrence of the third switching pulse and thereafter successively connecting additional resistors in circuit with said capacitor.
Claim 9
Dependent Claim 22 words
A compander as defined in claim 7 wherein m = 3, p = 4 and the number of said resistors is seven.

References Cited (Backward Citations)

US3298017A Cited
US3414818A Cited
US3705359A Cited
US3632996A Cited
US3688221A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1979-03-09 1979-09-08 1980-03-09 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1983-03-09 1983-09-08 1984-03-09 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1987-03-09 1987-09-08 1988-03-09 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag