Patent US3937907A successfully refreshed from Google Patents.
US3937907A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Digital echo suppressor
Assignee: Comsat Corp
•
Filing: 1974-06-13
•
Granted: 1976-02-10
•
Expires: 1994-06-13
Abstract
Abstract A low cost digital echo suppressor having break-in logic for overriding send-line interrupt operation. The send and receive signals are multiplexed and digitized. The digitized received signals are summed over a period of time to determine interrupt operation. The difference over a period of time of the receive and send line signals controls break in logic for overriding the interrupt operation.
Inventors
- 👤 Samuel Joseph Campanella
- 👤 Henri George Suyderhoud
- 👤 Michael Onufry, Jr.
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 05:52
CPC Classifications
H; H04; H04B; H04B3/00; H04B3/02; H04B3/20
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
265 words
An echo suppressor adapted for connection between the receive and send lines of a communications circuit to reduce send line echo, comprising: a. first means, connected to receive signals on said receive line and said send line, for producing, at an output thereof, in alternating sequence receive line digital codes representative of a first signed absolute values of said receive line signals and send line digital codes representative of an opposite signed absolute values of said send line signals, b. first digital summation means connected to said first means for accumulating the sum of said receive line digital codes over repetitive fixed first periods of time, c. suppression hangover means connected to said first digital summation means for providing an interrupt output for a first predetermined hangover time when said sum accumulated by said first digital summation means equals or exceeds a predetermined threshold value, d. second digital summation means connected to said first means for accumulating the sum of said receive line and send line digital codes over said repetitive fixed first periods of time, e. storage means connected to said second digital summation means for storing indicia representing the signs of the last N sums accumulated by said second digital summation means, and f. break-in logic means connected to said storage means and to said suppression hangover means for providing a break-in output for a second predetermined hangover time when M of the indicia stored in said storage means represent said opposite sign and said suppression hangover means is providing said interrupt output, where M is a predetermined positive number less than N.
Claim 2
Dependent Claim
265 words
An echo suppressor adapted for connection between the receive and send lines of a communications circuit to reduce send line echo, comprising: a. first means, connected to receive signals on said receive line and said send line, for producing, at an output thereof, in alternating sequence receive line digital codes representative of a first signed absolute values of said receive line signals and send line digital codes representative of an opposite signed absolute values of said send line signals, b. first digital summation means connected to said first means for accumulating the sum of said receive line digital codes over repetitive fixed first periods of time, c. suppression hangover means connected to said first digital summation means for providing an interrupt output for a first predetermined hangover time when said sum accumulated by said first digital summation means equals or exceeds a predetermined threshold value, d. second digital summation means connected to said first means for accumulating the sum of said receive line and send line digital codes over said repetitive fixed first periods of time, e. storage means connected to said second digital summation means for storing indicia representing the signs of the last N sums accumulated by said second digital summation means, and f. break-in logic means connected to said storage means and to said suppression hangover means for providing a break-in output for a second predetermined hangover time when M of the indicia stored in said storage means represent said opposite sign and said suppression hangover means is providing said interrupt output, where M is a predetermined positive number less than N.
Claim 3
Dependent Claim
107 words
An echo suppressor as claimed in claim 1 wherein said break-in logic means, comprises: a. counter means connected to said storage means for accumulating the number of said indicia in said storage means corresponding to said opposite sign, b. means connected to said counter means and to said suppression hangover means for providing a first trigger output in response to the coincidence of a count of M or greater in said counter means and an interrupt output from said suppression hangover means, and c. break-in generator means connected to said last-mentioned means for generating said break-in output in response to the occurrence of said first trigger output.
Claim 4
Dependent Claim
46 words
An echo suppressor as claimed in claim 2 wherein said break-in logic means further comprises an attenuation pad generator circuit connected to said trigger output providing means for generating an attenuation pad triggering signal for a third predetermined hangover time in response to said trigger output.
Claim 5
Dependent Claim
243 words
An echo suppressor as claimed in claim 3 wherein said first means comprises: a. multiplexer means having first and second inputs and one output for alternately connecting said first and second inputs to said output, said first and second inputs being connected to receive a portion of the signals on said receive and send lines, respectively, b. analog-to-digital conversion means connected to output of said multiplexer for providing digital representations of the input signals applied thereto, c. true or complement logic means connected to said analog-to-digital converter and having a control input terminal adapted to receive control signals of first and second values for providing at an output thereof the true value of said digital representation in response to application of a control signal of said first value and for providing at said output the complement value of said digital representation in response to application of a control signal of said second value, and d. control logic means connected to said analog-to-digital conversion means and to the control input terminal of said true or complement logic means for applying to said control input terminal a control signal of said first value when said digital representation represents a receive side signal of said first sign or a send side signal of said opposite sign and a control signal of said second value when said digital representation represents a receive side signal of said opposite sign or a send side signal of said first sign.
Claim 6
Dependent Claim
245 words
An echo suppressor as claimed in claim 1 wherein said first means comprises: a. multiplexer means having first and second inputs and one output for alternately connecting said first and second inputs to said output, said first and second inputs being connected to receive a portion of the signals on said receive and send lines, respectively, b. analog to digital conversion means connected to output of said multiplexer for providing digital representations of the input signals applied thereto, c. true or complement logic means connected to said analog-to-digital converter and having a control input terminal adapted to receive control signals of first and second values for providing at an output thereof the true value of said digital representation in response to application of a control signal of said first value and for providing at said output the complement value of said digital representation in response to application of a control signal of said second value, and d. control logic means connected to said analog-to-digital conversion means and to the control input terminal of said true or complement logic means for applying to said control input terminal a control signal of said first value when said digital representation represents a receive side signal of said first sign or a send side signal of said opposite sign and a control signal of said second value when said digital representation represents a receive side signal of said opposite sign or a send side signal of said first sign.
Claim 7
Dependent Claim
178 words
An echo suppressor as claimed in claim 5 wherein said first digital summation means comprises: a. a first digital adder means, having first and second inputs and an output, for adding the digital signals applied to said first and second inputs and providing the sum thereof at said output, said first input being connected to receive the digital codes at the output from said first means, and b. a first digital latch means, having an input connected to the output of said first digital adder means, an output connected to the second input of said first digital adder means, a control terminal, and a reset terminal, for storing the sum at the output of said first digital adder in response to a control signal being applied at said control input, said control signal being applied in coincidence with the appearance of said receive line digital codes at the output of said first means, and said reset terminal receiving a reset input at a rate of said repetitive fixed first period of time for resetting said first digital latch.
Claim 8
Dependent Claim
168 words
An echo suppressor as claimed in claim 1 wherein said second digital summation means comprises: a. a second digital adder means, having first and second inputs and an output, for adding the digital signals applied to said first and second inputs and providing the sum thereof at said output, said first input being connected to receive the digital codes at the output from said first means, b. a second digital latch means, having an input connected to the output of said second digital adder means, an output connected to said second input of said second digital adder means, a reset terminal, and a control terminal, for storing the sum at the output of said second digital adder in response to a control signal at said control input, said control signal being applied in coincidence with each digital code output from said first means, and said reset terminal receiving a reset input at a rate of said repetitive fixed first period of time for resetting said second digital latch.
Claim 9
Dependent Claim
178 words
An echo suppressor as claimed in claim 1 wherein said first digital summation means comprises: a. a first digital adder means, having first and second inputs and an output, for adding the digital signals applied to said first and second inputs and providing the sum thereof at said output, said first input being connected to receive the digital codes at the output from said first means, and b. a first digital latch means, having an input connected to the output of said first digital adder means, an output connected to the second input of said first digital adder means, a control terminal, and a reset terminal, for storing the sum at the output of said first digital adder in response to a control signal being applied at said control input, said control signal being applied in coincidence with the appearance of said receive line digital codes at the output of said first means, and said reset terminal receiving a reset input at a rate of said repetitive fixed first period of time for resetting said first digital latch.
Claim 10
Dependent Claim
169 words
An echo suppressor as claimed in claim 8 wherein said second digital summation means comprises: a. a second digital adder means, having first and second inputs and an output, for adding the digital signals applied to said first and second inputs and providing the sum thereof at said output, said first input being connected to receive the digital codes at the output from said first means, and b. a second digital latch means, being an input connected to the output of said second digital adder means, an output connected to said second input of said second digital adder means, a reset terminal, and a control terminal, for storing the sum at the output of said second digital adder in response to a control signal at said control input, said control signal being applied in coincidence with each digital code output from said first means, and said reset terminal receiving a reset input at a rate of said repetitive fixed first period of time for resetting said second digital latch.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1979-02-09 | 1979-08-11 | 1980-02-10 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1983-02-09 | 1983-08-11 | 1984-02-10 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1987-02-09 | 1987-08-11 | 1988-02-10 | $7700.00 | Window Closed / Lapsed |