Patent US3922486A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3922486A Expired / Lapsed US ⏱️ 0.0 years remaining

Signalling system

Assignee: Alcatel Lucent NV
•
Filing: 1974-04-03
•
Granted: 1975-11-25
•
Expires: 1994-04-03
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract There is disclosed herein a signalling system between two units for a data transmission system which transmits digital data messages character by character between these two units. The signalling system includes a transmitter-receiver disposed in each of the two units having a control output for controlling the data transfer registers of the corresponding one of the two units. These transmitters-receivers are connected by two wires. The first wire permits transmission of clock pulses for synchronization and the second wire permits the transmission of signalling by means of the presence or absence of a current at predetermined bit times of the data characters.

Inventors

  • 👤 Jacques Henri Dejean

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-08 06:41
CPC Classifications
H; H04; H04L; H04L7/00; H04L7/0008; H04L12/00; H04L12/50

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 367 words
A signalling system for a data transmission system transmitting digital data messages character by character comprising: a first unit including a message output register capable of storing a character of said message and having an advance input, a clock to generate a clock signal; and a first signalling transmitter-receiver coupled to said clock and said advance input of said output register, said first transmitter-receiver controlling the coupling of said clock to said advance input of said output register; a second unit including a message input register capable of storing a character of said message and having an advance input, and a second signalling transmitter-receiver coupled to said advance input of said input register; a first wire coupled between said output register and said input register to transmit said message characters serially from said output register to said input register; a second wire coupled to said clock and between said first and second trAnsmitters-receivers to transmit said clock signal therebetween for synchronization of said first and second transmitters-receivers and said output and input registers; and a third wire coupled between said first and second transmitters-receivers for signalling by on-off type signals, each of said signalling signals having a suitable change of state on said third wire at predetermined bit times of said message character being transmitted on said first wire; said states on said third wire being defined by the presence or absence of a current on said third wire; and each of said first and second transmitters-receivers including switching means coupled to the associated end of said third wire to apply to said third wire during each of said predetermined bit times a suitable potential for signalling during a transmitting mode of operation, control means coupled to said switching means to control said switching means as a function of predetermined signals to be transmitted or received at each of said predetermined bit times, detection means coupled to said third wire for detecting which of said predetermined signals is present on said third wire, and means coupled to said detection means, said means being controlled by said detection means for transmitting said clock signal to said advance input of an associated one of said output and input registers.
Claim 2
Dependent Claim 367 words
A signalling system for a data transmission system transmitting digital data messages character by character comprising: a first unit including a message output register capable of storing a character of said message and having an advance input, a clock to generate a clock signal; and a first signalling transmitter-receiver coupled to said clock and said advance input of said output register, said first transmitter-receiver controlling the coupling of said clock to said advance input of said output register; a second unit including a message input register capable of storing a character of said message and having an advance input, and a second signalling transmitter-receiver coupled to said advance input of said input register; a first wire coupled between said output register and said input register to transmit said message characters serially from said output register to said input register; a second wire coupled to said clock and between said first and second trAnsmitters-receivers to transmit said clock signal therebetween for synchronization of said first and second transmitters-receivers and said output and input registers; and a third wire coupled between said first and second transmitters-receivers for signalling by on-off type signals, each of said signalling signals having a suitable change of state on said third wire at predetermined bit times of said message character being transmitted on said first wire; said states on said third wire being defined by the presence or absence of a current on said third wire; and each of said first and second transmitters-receivers including switching means coupled to the associated end of said third wire to apply to said third wire during each of said predetermined bit times a suitable potential for signalling during a transmitting mode of operation, control means coupled to said switching means to control said switching means as a function of predetermined signals to be transmitted or received at each of said predetermined bit times, detection means coupled to said third wire for detecting which of said predetermined signals is present on said third wire, and means coupled to said detection means, said means being controlled by said detection means for transmitting said clock signal to said advance input of an associated one of said output and input registers.

References Cited (Backward Citations)

US3626372A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1978-11-24 1979-05-26 1979-11-25 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1982-11-24 1983-05-26 1983-11-25 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1986-11-24 1987-05-26 1987-11-25 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag