Patent US3921080A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3921080A Expired / Lapsed US ⏱️ 0.0 years remaining

Analog data processor

Assignee: Northrop Grumman Guidance and Electronics Co Inc
•
Filing: 1974-01-03
•
Granted: 1975-11-18
•
Expires: 1994-01-03
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An optical imaging system having the capability of detecting and eliminating in real-time phase distortions in a wavefront being imaged by the optical system. The resolution of ground based telescopes is severely limited by random wavefront phase changes and tilts produced by atmospheric turbulence. the disclosed system was designed to overcome this problem. In the disclosed system, an AC, lateral shearing interferometer measures in realtime the relative phase differences of the wavefront being imaged by the optical system. Phase differences measured by the shearing interferometer are directed to an analog data processor which, in combination with other circuitry, generates a plurality of electrical signals proportional to the required phase corrections at different areas of the wavefront. The electrical signals are applied to a phase corrector upon which the wavefront is incident to change the relative phase at various locations of the wavefront to achieve a wavefront in which the phase distortion is removed. In one embodiment the phase correction device consists of a mirror having an array of piezoelectric elements which function to selectively deform the mirror to correct phase distortions in the wavefront. In a second embodiment the phase correction device consists of a refractive device which has the capability of having its index of refraction selectively changed in different areas to correct phase distortions in the wavefront.

Inventors

  • 👤 John W Hardy

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 20:10
CPC Classifications
G; G02; G02B; G02B26/00; G02B26/06; G01; G01J; G01J9/00; G06; G06E; G06E3/00; G06E3/001

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 192 words
A circuit for determining in real time the phase value N of a particular point, in an array of points, relative to a given reference point in the array, said particular point being surrounded by four adjacent points having phase values designated as A, B, C and D relative to said given reference point, and said four adjacent points having phase shifts relative to said particular point designated as a, b, c and d, and including means for measuring the relative phase values A, B, C and D of said four adjacent points and for producing electrical signals representative of A, B, C and D, and means for measuring the relative phase shifts a, b, c and d of said four adjacent points and for producing electrical signals representative of a, b, c and d and including analog means for combining said signals representative of A, B, C, D, a, b, c, and d according to the following formula N 1/4 (A + B + C + D + a - b - c + d) to achieve an analog signal representative of the relative phase value N of said particular point.
Claim 2
Dependent Claim 192 words
A circuit for determining in real time the phase value N of a particular point, in an array of points, relative to a given reference point in the array, said particular point being surrounded by four adjacent points having phase values designated as A, B, C and D relative to said given reference point, and said four adjacent points having phase shifts relative to said particular point designated as a, b, c and d, and including means for measuring the relative phase values A, B, C and D of said four adjacent points and for producing electrical signals representative of A, B, C and D, and means for measuring the relative phase shifts a, b, c and d of said four adjacent points and for producing electrical signals representative of a, b, c and d and including analog means for combining said signals representative of A, B, C, D, a, b, c, and d according to the following formula N 1/4 (A + B + C + D + a - b - c + d) to achieve an analog signal representative of the relative phase value N of said particular point.
Claim 3
Dependent Claim 61 words
A circuit as set forth in claim 1 wherein said analog means includes an analog amplifier means having six input resistors for a positive input terminal for summing the six input signals representative of A, B, C, D, a and d, and two input resistors for a negative input terminal for subtracting the two input signals representative of c and d.
Claim 4
Dependent Claim 114 words
A circuit as set forth in claim 1 wherein said analog means includes: a. an analog amplifier means having two input resistors for a positive input terminal for summing the two input signals representative of a and d and two input resistors for a negative terminal for subtracting the two input signals representative of c and d; b. means for receiving signals representative of A, B, C, and D at a common nodal point through four equal resistors such that the signal at the nodal point is 1/4 (A + B + C + D); and c. means for adding the output of said analog amplifier means and the signal at said nodal point.

References Cited (Backward Citations)

US3051912A Cited
US3622794A Cited
US3659947A Cited
US3655266A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1978-11-17 1979-05-19 1979-11-18 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1982-11-17 1983-05-19 1983-11-18 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1986-11-17 1987-05-19 1987-11-18 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag