← Back to Patent Explorer
US3920977A Expired / Lapsed US ⏱️ 0.0 years remaining

Arrangement and method for switching the electronic subsystems of a common control communication switching system without interference to call processing

Assignee: AG Communication Systems Corp
•
Filing: 1973-09-10
•
Granted: 1975-11-18
•
Expires: 1993-09-10
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In a common control communication switching system, an arrangement for switching the electronic subsystems of the common control in the event of a failure, without interference to call processing. In the system, the electronic subsystems include duplicated, synchronously operated logics and associated memories, with one only one logic being on line and communicating with the space shared subsystems of the system and its associated memory. The other logic is on standby and communicates only with its associated memory. A system time interval is established during which the on line logic is not communicating with the space shared subsystems and during which no data is transferred between the memories and the logics. In the event of a failure of a logic or memory, switching to the other logic and/or memory is accomplished during the established system time interval, so that the communication with the space shared subsystems is not effected.

Inventors

  • 👤 Martin A Karsas

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-26 13:23
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/07; G06F11/16; G06F11/20; H; H04; H04M; H04M15/00; H04M15/04; H04Q; H04Q3/00; H04Q3/42; H04Q3/54; H04Q3/545; H04Q3/54541; H04Q3/54558

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 340 words
In a common control communication switching system wherein the common controls are duplicated and operated in synchronism, the common controls each including a logic unit portion and an associated memory portion, only one of said logic units being on line and communicating with the space shared subsystems of the communication switching system at any one time, a maintenance controller means for checking the operation of the logic units and memories and for providing output signals indicating the failure of one or both of the logic units or memories, an arrangement for switching the duplicated synchronously operating logic units and memories in the event of the failure of the on line logic unit or one of the memories without effecting the communication with the space shared subsystems comprising: (a) first latch means operable to set said logic units on line or on standby, said first latch means normally being operated to preset one of said logic units on line and the other one thereof on standby (b) means operated upon the coincident occurrence of an output signal from said maintenance controller means indicating the failure of said on line logic unit and a system timing pulse occurring during the time said on line logic unit is not communicating with said space shared subsystems to switch said logic units so that the on line logic unit is set on standby and the logic unit on standby is set on line; and (c) first gating means for gating said logic units to and in communication with said space shared subsystems coupled to and controlled by said first latch means to gate only said one line logic unit to and in communication with said space shared subsystems, whereby switching of the logic units in the event of a failure of the on line logic unit is controlled by said first latch means and is accomplished during the time that the on line logic unit is not communicating with the space shared subsystems so that the communication with the space shared subsystems is not affected.
Claim 2
Dependent Claim 340 words
In a common control communication switching system wherein the common controls are duplicated and operated in synchronism, the common controls each including a logic unit portion and an associated memory portion, only one of said logic units being on line and communicating with the space shared subsystems of the communication switching system at any one time, a maintenance controller means for checking the operation of the logic units and memories and for providing output signals indicating the failure of one or both of the logic units or memories, an arrangement for switching the duplicated synchronously operating logic units and memories in the event of the failure of the on line logic unit or one of the memories without effecting the communication with the space shared subsystems comprising: (a) first latch means operable to set said logic units on line or on standby, said first latch means normally being operated to preset one of said logic units on line and the other one thereof on standby (b) means operated upon the coincident occurrence of an output signal from said maintenance controller means indicating the failure of said on line logic unit and a system timing pulse occurring during the time said on line logic unit is not communicating with said space shared subsystems to switch said logic units so that the on line logic unit is set on standby and the logic unit on standby is set on line; and (c) first gating means for gating said logic units to and in communication with said space shared subsystems coupled to and controlled by said first latch means to gate only said one line logic unit to and in communication with said space shared subsystems, whereby switching of the logic units in the event of a failure of the on line logic unit is controlled by said first latch means and is accomplished during the time that the on line logic unit is not communicating with the space shared subsystems so that the communication with the space shared subsystems is not affected.
Claim 3
Dependent Claim 153 words
In a common control communication switch system, the arrangement of claim 1 wherein data normally is transferred between each of said logic units and its associated memory, further including: a. second gating means for gating the data from each of said logic units to said memories; b. second latch means coupled to and controlling the operation of said second gating means, said second latch means normally being operated to enable said second gating means to gate the data from each of said logic units to its associated memory and being operated upon the coincidenT occurrence of an output signal from said maintenance controller means indicating the failure of one of said logic units and said system timing pulse to enable said second gating means to gate the data from the logic unit which has not failed to both of said memories, whereby the failed logic unit is prevented from contaminating its associated memory.
Claim 4
Dependent Claim 140 words
In a common control communication switching system, the arrangement of claim 1 wherein data normally is transferred between each of said logic units and its associated memory, further including: a. third gating means for gating the data from each of said memories to said logic units; b. third latch means coupled to and controlling the operation of said third gating means, said third latch means normally being operated to enable said third gating means to gate the data from each of said memories to its associated logic unit and being operated upon the coincident occurrence of an output signal from said maintenance controller means indicating the failure of one of said memories and said system timing pulse to enable said third gating means to gate the data from the memory which has not failed to both of said logic units.
Claim 5
Dependent Claim 139 words
In a common control communication switching system, the arrangement of claim 2 wherein data normally is transferred between each of said logic units and its associated memory, further including: a. third gating means for gating the data from each of said memories to said logic units; b. third latch means coupled to and controlling the operation of said third gating means, said latch means normally being operated to enable said third gating means to gate the data from each of said memories to its associated logic unit and being operated upon the coincident occurrence of an output signal from said maintenance controller means indicating the failure of one of said memories and said system timing pulse to enable said third gating means to gate the data from the memory which has not failed to both of said logic units.

References Cited (Backward Citations)

US3303474A Cited
US3252149A Cited
US3312947A Cited
US3409877A Cited
US3517174A Cited
US3471686A Cited
US3503048A Cited
US3487173A Cited
US3444528A Cited
US3517171A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1978-11-17 1979-05-19 1979-11-18 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1982-11-17 1983-05-19 1983-11-18 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1986-11-17 1987-05-19 1987-11-18 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag