← Back to Patent Explorer
US3918031A Expired / Lapsed US ⏱️ 0.0 years remaining

Dual mode bulk memory extension system for a data processing

Assignee: Texas Instruments Inc
•
Filing: 1973-10-23
•
Granted: 1975-11-04
•
Expires: 1993-10-23
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A dual mode random access bulk memory extension in a first mode is in the address range of central memory and may be directly addressed through a memory control unit. In a second mode blocks of data may be transferred at high speed between the random access bulk memory and central memory.

Inventors

  • 👤 William J Watson

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-25 17:50
CPC Classifications
G; G06; G06F; G06F12/00; G06F12/02; G06F12/08

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 196 words
A stored program data processing system comprising: a. a random access central memory having a first predetermined access time for storing data therein; b. a random memory extension having a second predetermined access time slower than the first predetermined access time for storing data therein; c. a plurality of data processors; d. memory control means having data channels connecting said data processors and said central memory to said memory control means said memory control means permitting the accessing of said central memory and said memory extension asynchronously and selectively by each of the plurality of data processors; e. a first data channel connecting said memory extension to said memory control means; f. a second data channel connecting said memory extension to said memory control means; g. a data channel controller for controlling the block transfer of data through said first data channel and said memory control means between said central memory and said memory extension; and h. a memory request controller, responsive to said plurality of data processors and to said memory extension, for controlling the transfer of data through said second data channel and said memory control means between said processors and said memory extension.
Claim 2
Dependent Claim 196 words
A stored program data processing system comprising: a. a random access central memory having a first predetermined access time for storing data therein; b. a random memory extension having a second predetermined access time slower than the first predetermined access time for storing data therein; c. a plurality of data processors; d. memory control means having data channels connecting said data processors and said central memory to said memory control means said memory control means permitting the accessing of said central memory and said memory extension asynchronously and selectively by each of the plurality of data processors; e. a first data channel connecting said memory extension to said memory control means; f. a second data channel connecting said memory extension to said memory control means; g. a data channel controller for controlling the block transfer of data through said first data channel and said memory control means between said central memory and said memory extension; and h. a memory request controller, responsive to said plurality of data processors and to said memory extension, for controlling the transfer of data through said second data channel and said memory control means between said processors and said memory extension.
Claim 3
Dependent Claim 32 words
The data processing system claimed in claim 2, including a memory priority controller for establishing priority of access to said memory extension by said data channel controller and said memory request controller.
Claim 4
Dependent Claim 36 words
The data processing system claimed in claim 2 including a first memory buffer between said first data channel and said memory extension and a second memory buffer between said memory extension and said second data channel.

References Cited (Backward Citations)

US3440612A Cited
US3449724A Cited
US3449723A Cited
US3445820A Cited
US3512136A Cited
US3477063A Cited
US3573852A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1978-11-03 1979-05-05 1979-11-04 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1982-11-03 1983-05-05 1983-11-04 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1986-11-03 1987-05-05 1987-11-04 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag