Patent US3911368A successfully refreshed from Google Patents.
US3911368A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Phase interpolating apparatus and method
Assignee: TARCZY HORNOCH ZOLTAN
•
Filing: 1974-06-20
•
Granted: 1975-10-07
•
Expires: 1994-06-20
Abstract
Abstract Apparatus and method is provided by means of phase interpolation for measuring and generating time intervals with greater accuracy than that provided by the frequency of the clock utilized. A multiple phase delayed and multiple regenerated scheme is used for phase interpolation, and application of the principle for delay generation and time interval measurement is shown.
Inventors
- 👤 Zoltan Tarczy-Hornoch
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-25 23:15
CPC Classifications
H; H03; H03K; H03K5/00; H03K5/13; H03K5/14
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
167 words
In an interpolation apparatus at least first N and second N bistable circuit means, where N is an integer greater than one, means connecting one input each of said first N bistable circuit means to a first input terminal to receive a first signal therefrom, another input of said first N bistable circuit means connected each to an output terminal of N delay elements of differing length, wherein one delay element may represent zero delay, means connecting the input terminals of said N delay elements to a second input terminal to receive a second signal therefrom, means connecting one output terminal each of said first N bistable circuit means to one input terminal each of said second bistable circuit means, and means connecting another input each of said second N bistable circuit means to receive a replica of said first signal, said second N bistable circuit means thereby serving to trigger with lessened probability marginally if any of said first N bistable circuit means is marginally triggered.
Claim 2
Dependent Claim
167 words
In an interpolation apparatus at least first N and second N bistable circuit means, where N is an integer greater than one, means connecting one input each of said first N bistable circuit means to a first input terminal to receive a first signal therefrom, another input of said first N bistable circuit means connected each to an output terminal of N delay elements of differing length, wherein one delay element may represent zero delay, means connecting the input terminals of said N delay elements to a second input terminal to receive a second signal therefrom, means connecting one output terminal each of said first N bistable circuit means to one input terminal each of said second bistable circuit means, and means connecting another input each of said second N bistable circuit means to receive a replica of said first signal, said second N bistable circuit means thereby serving to trigger with lessened probability marginally if any of said first N bistable circuit means is marginally triggered.
Claim 3
Dependent Claim
24 words
Apparatus as in claim 1 together with means connecting one of said first and second input terminal to a source of periodic clock signals.
Claim 4
Dependent Claim
69 words
Apparatus as in claim 2 together with N gating means each having at least two inputs, and means connecting at least one input of each of said gating means to sources of different phases of said periodic clock signal in such manner, that output of one of said gating means will be a periodic clock signal with its phase representing the phase relationship between said first and second signals.
Claim 5
Dependent Claim
23 words
Apparatus as in claim 3 together with counting means, serving to generate pulses selectably delayed from one of said first and second signals.
Claim 6
Dependent Claim
22 words
Apparatus as in claim 2 together with memory means, adding means and counting means to form an interpolating time interval measuring apparatus.
Claim 7
Dependent Claim
108 words
In a method of interpolation the step of generating N signals from a first signal by delaying said first signal by N differing amounts, wherein N is an integer greater than one, the step of feeding said N signals to first N flip-flops, the step of also feeding a second signal to said first N flip-flops, the step of feeding the outputs of said first N flip-flops to second N flip-flops, and the step of also feeding a replica of said second signal to said second N flip-flops, therby causing the second N flip-flops to trigger less marginally, if any of said first N flip-flops is marginally triggered.
Claim 8
Dependent Claim
108 words
In a method of interpolation the step of generating N signals from a first signal by delaying said first signal by N differing amounts, wherein N is an integer greater than one, the step of feeding said N signals to first N flip-flops, the step of also feeding a second signal to said first N flip-flops, the step of feeding the outputs of said first N flip-flops to second N flip-flops, and the step of also feeding a replica of said second signal to said second N flip-flops, therby causing the second N flip-flops to trigger less marginally, if any of said first N flip-flops is marginally triggered.
Claim 9
Dependent Claim
27 words
Method as in claim 6 together with the step of making one of said first and second signals periodic and the other one a reference time pulse.
Claim 10
Dependent Claim
33 words
Method as in claim 7 together with the step of selecting by use of gating a phase of said periodic signal substantially in phase with the leading edge of said reference time pulse.
Claim 11
Dependent Claim
56 words
Method as in claim 7 together with memorizing the fractional period intervals between the edges of said time pulse and selected phase of said periodic signal, counting the number of full periods of said periodic signal during the time pulse, and summing the numbers representing said fractional perid intervals plus the number of said full periods.
References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1978-10-06 | 1979-04-07 | 1979-10-07 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1982-10-06 | 1983-04-07 | 1983-10-07 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1986-10-06 | 1987-04-07 | 1987-10-07 | $7700.00 | Window Closed / Lapsed |