Patent US4540453A successfully refreshed from Google Patents.
Patent US3907615A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3907615A Expired / Lapsed US ⏱️ 0.0 years remaining

Production of a three-layer diac with five-layer edge regions having middle region thinner at center than edge

Assignee: US Philips Corp
•
Filing: 1973-10-01
•
Granted: 1975-09-23
•
Expires: 1993-10-01
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method of manufacturing a semiconductor device, comprising the steps of providing a first conductivity type semiconductor body having at the body surfaces opposite conductivity type regions individually comprising first and second portions, the first portions exceeding the second portions in thickness and including therebetween first parts of said semiconductor body and further such that said second portions include therebetween second parts of said semiconductor body individually having a thickness exceeding those of said first parts, and, further, providing at the surface regions of the second portions first conductivity type third semiconductor regions and providing electrical connection means at the surfaces of the structure thus produced.

Inventors

  • 👤 Bernard H Weijland

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 09:32
CPC Classifications
H; H10; H10D; H10D8/00; H10D8/80; H10D8/01; H10D8/041; H10P; H10P95/00

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 164 words
A METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE, COMPRISING THE STEPS OF: A. PROVIDING A SEMICONDUCTOR BODY HAVING A FIRST CONDUCTIVITY TYPE, SAID BODY HAVING FIRST AND SECOND MAJOR SURFACES: B. PROVIDING AT SAID MAJOR SURFACES RESPECTIVE FIRST AND SECOND REGIONS OF A SECOND OPPOSITE CONDUCTIVITY TYPE, EACH OF SAID FIRST AND SECOND REGIONS COMPRISING FIRST AND SECOND PORTIONS, SAID STEP OF PROVIDING SAID REGIONS BEING EXECUTED SUCH THAT SAID FIRST PORTIONS EXCEED SAID SECOND PORTIONS IN THICKNESS AND INCLUDE THEREBETWEEN FIRST CONDUCTIVITY TYPE FIRST PARTS OF SAID SEMICONDUCTOR BODY AND FURTHER SUCH THAT SAID SECOND PORTIONS INCLUDE THEREBETWEEN FIRST CONDUCTIVITY TYPE SECOND PARTS OF SAID SEMICONDUCTOR BODY INDIVIDUALLY HAVING A THICKNESS EXCEEDING THOSE OF SAID PARTS: C. PROVIDING AT RESPECTIVE SURFACE REGIONS OF ONLY SAID SECOND PORTIONS THIRD SEMICONDUCTOR REGIONS HAVING SAID FIRST CONDUCTIVITY TYPE, SAID THIRD REGION DEFINING RESPECTIVE THIRD AND FOURTH SURFACES TOGETHER WITH SAID FIRST AND SECOND REGIONS RESPECTIVELY: AND D. PROVIDING ELECTRICAL CONNECTION MEANS AT SAID THIRD AND FOURTH SURFACES.
Claim 2
Independent Claim 164 words
A METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE, COMPRISING THE STEPS OF: A. PROVIDING A SEMICONDUCTOR BODY HAVING A FIRST CONDUCTIVITY TYPE, SAID BODY HAVING FIRST AND SECOND MAJOR SURFACES: B. PROVIDING AT SAID MAJOR SURFACES RESPECTIVE FIRST AND SECOND REGIONS OF A SECOND OPPOSITE CONDUCTIVITY TYPE, EACH OF SAID FIRST AND SECOND REGIONS COMPRISING FIRST AND SECOND PORTIONS, SAID STEP OF PROVIDING SAID REGIONS BEING EXECUTED SUCH THAT SAID FIRST PORTIONS EXCEED SAID SECOND PORTIONS IN THICKNESS AND INCLUDE THEREBETWEEN FIRST CONDUCTIVITY TYPE FIRST PARTS OF SAID SEMICONDUCTOR BODY AND FURTHER SUCH THAT SAID SECOND PORTIONS INCLUDE THEREBETWEEN FIRST CONDUCTIVITY TYPE SECOND PARTS OF SAID SEMICONDUCTOR BODY INDIVIDUALLY HAVING A THICKNESS EXCEEDING THOSE OF SAID PARTS: C. PROVIDING AT RESPECTIVE SURFACE REGIONS OF ONLY SAID SECOND PORTIONS THIRD SEMICONDUCTOR REGIONS HAVING SAID FIRST CONDUCTIVITY TYPE, SAID THIRD REGION DEFINING RESPECTIVE THIRD AND FOURTH SURFACES TOGETHER WITH SAID FIRST AND SECOND REGIONS RESPECTIVELY: AND D. PROVIDING ELECTRICAL CONNECTION MEANS AT SAID THIRD AND FOURTH SURFACES.
Claim 3
Independent Claim 277 words
A method of manufacturing a semiconductor device, comprising the steps of: a. providing a plate-shaped semiconductor body comprising first and second surfaces and having a first conductivity type; b. providing on said first and second surfaces a glass layer comprising a first doping material of a second opposite conductivity type, said layer comprising areas only partially covering said first and second surfaces such that portions of said first and second surfaces located between said areas are exposed; c. simultaneously diffusing said first doping material into the covered portions of said first and second surfaces to a first depth in said semiconductor body and diffusing into said exposed surface portions of said semiconductor body both a second doping material of said second conductivity type having a lower surface concentration than said first doping material and a third doping material of said first conductivity type, said third doping material being characterized by being retained by said glass layer and diffused to a second depth in said body less than said first depth and having a higher surface concentration and a lower diffusion coefficient than said second doping material, said second doping material being diffused in said body to a third depth intermediate said first and second depths, so as to form at only a lateral region of said body a five-layer structure having regions of alternating conductivity type that form plural p,n junctions and to form at a central region of said body a three-layer structure having alternating conductivity type; d. removing material at said lateral region of said body so as to expose said p,n junctions; and e. providing electrodes at opposite faces of the structure thus produced.
Claim 4
Independent Claim 277 words
A method of manufacturing a semiconductor device, comprising the steps of: a. providing a plate-shaped semiconductor body comprising first and second surfaces and having a first conductivity type; b. providing on said first and second surfaces a glass layer comprising a first doping material of a second opposite conductivity type, said layer comprising areas only partially covering said first and second surfaces such that portions of said first and second surfaces located between said areas are exposed; c. simultaneously diffusing said first doping material into the covered portions of said first and second surfaces to a first depth in said semiconductor body and diffusing into said exposed surface portions of said semiconductor body both a second doping material of said second conductivity type having a lower surface concentration than said first doping material and a third doping material of said first conductivity type, said third doping material being characterized by being retained by said glass layer and diffused to a second depth in said body less than said first depth and having a higher surface concentration and a lower diffusion coefficient than said second doping material, said second doping material being diffused in said body to a third depth intermediate said first and second depths, so as to form at only a lateral region of said body a five-layer structure having regions of alternating conductivity type that form plural p,n junctions and to form at a central region of said body a three-layer structure having alternating conductivity type; d. removing material at said lateral region of said body so as to expose said p,n junctions; and e. providing electrodes at opposite faces of the structure thus produced.
Claim 5
Dependent Claim 67 words
A method as defined in claim 2, wherein said diffusion of said first doping material forms oppositely disposed first regions in said semiconductor body and said diffusion of said second doping material forms oppositely disposed second regions in said body, said first and second doping materials being diffused such that the distance between opposite said second regions is at least twice that between opposite said first regions.
Claim 6
Dependent Claim 40 words
A method as defined in claim 3, wherein said first and second doping materials are diffused into said semiconductor body such that said distance between said opposite second regions is at least four times that between opposite said first regions.
Claim 7
Dependent Claim 16 words
A method as defined in claim 2, wherein said semiconductor body has an n type conductivity.

References Cited (Backward Citations)

US3476993A Cited
US3277352A Cited
US3468729A Cited
US3649387A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1978-09-22 1979-03-24 1979-09-23 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1982-09-22 1983-03-24 1983-09-23 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1986-09-22 1987-03-24 1987-09-23 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag