← Back to Patent Explorer
US3906346A Expired / Lapsed US ⏱️ 0.0 years remaining

Precision time interval comparator

Assignee: United States Department of the Navy
•
Filing: 1972-12-26
•
Granted: 1975-09-16
•
Expires: 1992-12-26
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A precision time interval comparator device including an automatic time interval acquisition and continuous acceptance limit control means. The device combines digital and analog circuitry and a means to precisely and automatically measure and store the time interval between two events while comparing succeeding events against the stored time interval by means of an acceptance window which will periodically open at multiples of the stored time interval.

Inventors

  • 👤 John M Hunter

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-25 13:44
CPC Classifications
G; G04; G04F; G04F10/00; G04F10/04

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 179 words
A time interval comparator to measure and store the time interval between two events while comparing succeeding events against the stored time interval comprising: a. a binary storage counter for storing the time interval count between two events; b. a binary measurement counter for measuring the time interval count between two events; c. a means for initiating a series of pulsed threshold signals; d. a means for generating a time delay signal pulse simultaneously with the initiation of the initial threshold signal from said threshold means to store the time delay interval count in said storage counter until the next series threshold signal said time delay generating means initiating said measurement counter at the next series threshold signal until said measurement acquires matching time delay interval count of said storage counter; e. a means for comparing the equality of the counts between said binary storage counter and said binary measurement counter; and f. said comparing means generating an output signal to the input of an acceptance gate having a threshold input signal wherein the output signal activates said gate.
Claim 2
Dependent Claim 179 words
A time interval comparator to measure and store the time interval between two events while comparing succeeding events against the stored time interval comprising: a. a binary storage counter for storing the time interval count between two events; b. a binary measurement counter for measuring the time interval count between two events; c. a means for initiating a series of pulsed threshold signals; d. a means for generating a time delay signal pulse simultaneously with the initiation of the initial threshold signal from said threshold means to store the time delay interval count in said storage counter until the next series threshold signal said time delay generating means initiating said measurement counter at the next series threshold signal until said measurement acquires matching time delay interval count of said storage counter; e. a means for comparing the equality of the counts between said binary storage counter and said binary measurement counter; and f. said comparing means generating an output signal to the input of an acceptance gate having a threshold input signal wherein the output signal activates said gate.
Claim 3
Dependent Claim 97 words
The device recited in claim 1 wherein said means for generating a time delay signal comprises: a. a clock to generate a time signal; b. a first time delay switch connected between said clock and said binary storage counter to activate said storage counter after a prescribed time delay at the initial signal threshold crossing; and c. a second time delay switch connected between said clock and said binary measurement counter to activate said measured counter at a second signal threshold crossing and terminating when said measurement counter acquires a matching count equivalent to said storage counter.
Claim 4
Dependent Claim 25 words
The device recited in claim 2 wherein said binary storage counter comprises four dual inline packages, each of said packages containing four flip flop circuits.
Claim 5
Dependent Claim 21 words
The device recited in claim 2 wherein said binary measurement counter comprises four inline packages, each containing four flip flop circuits.
Claim 6
Dependent Claim 33 words
The device recited in claim 1 wherein said comparison means is comprised of four matrix comparator arrays, each array having four binary comparisons between said binary measurement counter and said binary storage counter.
Claim 7
Dependent Claim 18 words
The device recited in claim 1 wherein said comparator further includes a means for collapsing said AND gate.
Claim 8
Dependent Claim 14 words
The device recited in claim 6 wherein said collapsing means is a one-shot oscillator.
Claim 9
Dependent Claim 14 words
The device recited in claim 1 wherein said acceptance gate is an AND gate.

References Cited (Backward Citations)

US3349401A Cited
US3349400A Cited
US3380020A Cited
US3537003A Cited
US3660845A Cited
US3735263A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1978-09-15 1979-03-17 1979-09-16 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1982-09-15 1983-03-17 1983-09-16 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1986-09-15 1987-03-17 1987-09-16 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag