Patent US3903473A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3903473A Expired / Lapsed US ⏱️ 0.0 years remaining

Phase locking circuits utilizing bridge controlled clock with feedback

Assignee: Control Data Corp
•
Filing: 1974-04-22
•
Granted: 1975-09-02
•
Expires: 1994-04-22
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Apparatus is provided for producing pulses synchronous with the phase and frequency of an unregulated alternating signal. An electrical bridge is provided having a pair of rectifiers and a pair of impedance devices forming the legs thereof. The unregulated signal is applied to the junction between the diodes and voltage-controlled clock means is connected to the junction between the impedance devices. The clock drives logic which provides positive and negative pulse train outputs whose rates are dependent upon the signal from the bridge, and returns the pulse trains to opposite sides of the bridge. If the pulse trains are out of frequency with the unregulated signal, the bridge becomes unbalanced in such a manner as to alter the frequency rate of the clock.

Inventors

  • 👤 Raymond F Foster

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 06:35
CPC Classifications
H; H03; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/085

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 284 words
Apparatus for producing pulses at a rate synchronous with the frequency of an unregulated alternating signal, said apparatus comprising: input means for receiving said unregulated alternating signal; electrical bridge means including first and second rectifier means each having an anode and a cathode, said rectifier means being connected together so that the anode of the first rectifier means is connected to the cathode of the second rectifier means, said input means being connected to the junction between said first and second rectifier means, said bridge means further including first and second impedance means, said first impedance means being connected to the cathode of said first rectifier means and said second impedance means being connected between said first impedance means and the anode of said second rectifier means; clock means connected to the junction between said first and second impedance means for producing first and second pulse trains, said first and second pulse trains having a repetition rate dependent upon the voltage at the junction between said first and second impedance, and said first train consisting of positive pulses having a peak voltage more negative than the peak positive voltage of said unregulated alternating signal appearing at the junction between said first and second rectifier means and said second train consisting of negative pulses having a peak voltage more positive than the peak negative voltage of said unregulated alternating signal appearing at the junction between said first and second rectifier means; and first connection means supplying said first pulse train to the junction between said first rectifier means and said first impedance means, and second connection means supplying said second pulse train to the junction between said second rectifier means and said second impedance means.
Claim 2
Dependent Claim 284 words
Apparatus for producing pulses at a rate synchronous with the frequency of an unregulated alternating signal, said apparatus comprising: input means for receiving said unregulated alternating signal; electrical bridge means including first and second rectifier means each having an anode and a cathode, said rectifier means being connected together so that the anode of the first rectifier means is connected to the cathode of the second rectifier means, said input means being connected to the junction between said first and second rectifier means, said bridge means further including first and second impedance means, said first impedance means being connected to the cathode of said first rectifier means and said second impedance means being connected between said first impedance means and the anode of said second rectifier means; clock means connected to the junction between said first and second impedance means for producing first and second pulse trains, said first and second pulse trains having a repetition rate dependent upon the voltage at the junction between said first and second impedance, and said first train consisting of positive pulses having a peak voltage more negative than the peak positive voltage of said unregulated alternating signal appearing at the junction between said first and second rectifier means and said second train consisting of negative pulses having a peak voltage more positive than the peak negative voltage of said unregulated alternating signal appearing at the junction between said first and second rectifier means; and first connection means supplying said first pulse train to the junction between said first rectifier means and said first impedance means, and second connection means supplying said second pulse train to the junction between said second rectifier means and said second impedance means.
Claim 3
Dependent Claim 14 words
Apparatus according to claim 1 wherein said first and second rectifier means are diodes.
Claim 4
Dependent Claim 16 words
Apparatus according to claim 1 wherein said first and second connection means each includes a capacitor.
Claim 5
Dependent Claim 14 words
Apparatus according to claim 3 wherein said first and second rectifier means are diodes.
Claim 6
Dependent Claim 69 words
Apparatus according to Claim 1 wherein said clock means includes a supply of D.C. voltage, means connected to the junction between said first and second impedance means for altering said D.C. voltage in accordance with the voltage appearing at said junction between said first and second impedance means, and voltage controlled clock means responsive to the D.C. voltage from said supply for generating said first and second pulse trains.
Claim 7
Dependent Claim 69 words
Apparatus according to claim 5 wherein said voltage controlled clock means includes a voltage controlled clock responsive to said D.C. voltage from said supply to generate a signal having a frequency dependent upon the voltage from said supply, and logic means connected to said clock to receive said last-named signal for producing said first and second pulse trains having repetition rates synchronous with the frequency of said last-named signal.
Claim 8
Dependent Claim 16 words
Apparatus according to claim 6 wherein said first and second connection means each includes a capacitor.
Claim 9
Dependent Claim 14 words
Apparatus according to claim 7 wherein said first and second rectifier means are diodes.

References Cited (Backward Citations)

US2389025A Cited
US2389948A Cited
US2437609A Cited
US3358242A Cited
US3753143A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1978-09-01 1979-03-03 1979-09-02 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1982-09-01 1983-03-03 1983-09-02 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1986-09-01 1987-03-03 1987-09-02 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag