Patent US3898449A successfully refreshed from Google Patents.
US3898449A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Arrangement and method for using a magnetic tape to control hardware to load, check and routine a core memory
Assignee: AG Communication Systems Corp
•
Filing: 1973-09-17
•
Granted: 1975-08-05
•
Expires: 1993-09-17
Abstract
Abstract The invention provides an arrangement and method for using a magnetic tape (1) to control the hardware or electronic control circuits in order to execute either a write access to core memory or a read access from the core memory; (2) to verify the contents within a core memory which have been written previously into the core memory; and (3) to introduce patterns into a core memory which are used for determining internal failures within the core memory itself or its associated logic.
Inventors
- 👤 Rafael A Sanabria
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 11:50
CPC Classifications
G; G11; G11C; G11C29/00; G11C29/56
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
235 words
A method of loading, checking and routining a core memory including a plurality of cores as storage elements and electronic control elements for accessing said cores to write into and to read data stored therein, comprising the steps of: a. providing on a magnetic tape a plurality of characters to formulate a plurality of sets of address and data blocks, each set of address and data blocks including an address location within said core memory and the data which is stored in or is to be writtein into said address location; b. providing on said magnetic tape between each said set of address and data blocks a control character which represents to said electronic control elements one of a pair of commands to execute a write access to core and a read access from core, c. writing the data in a data block into the core memory in the address location corresponding to the address block of the same set of address and data blocks when the control character is a command to execute a write access into core, d. reading and comparing the data in a data block of a set of address and data blocks with the data read from an address location corresponding to the address block of the same set of address and data blocks for correspondence when the control character is a command to execute a read access from core.
Claim 2
Independent Claim
235 words
A method of loading, checking and routining a core memory including a plurality of cores as storage elements and electronic control elements for accessing said cores to write into and to read data stored therein, comprising the steps of: a. providing on a magnetic tape a plurality of characters to formulate a plurality of sets of address and data blocks, each set of address and data blocks including an address location within said core memory and the data which is stored in or is to be writtein into said address location; b. providing on said magnetic tape between each said set of address and data blocks a control character which represents to said electronic control elements one of a pair of commands to execute a write access to core and a read access from core, c. writing the data in a data block into the core memory in the address location corresponding to the address block of the same set of address and data blocks when the control character is a command to execute a write access into core, d. reading and comparing the data in a data block of a set of address and data blocks with the data read from an address location corresponding to the address block of the same set of address and data blocks for correspondence when the control character is a command to execute a read access from core.
Claim 3
Dependent Claim
26 words
The method of claim 1, further including the step of assigning a single time slot for both the write and read access to the core memory.
Claim 4
Dependent Claim
100 words
The method of claim 1, further including the steps of: a. further providing on said magnetic tape an address and data block set including the address of a core location and the data already stored in that address location; b. providing a control character immediately following said address and data block set which commands the electronic control circuits to execute a read access from core and to compare the data within said address and data block set with the data read from core; c. whereby the contents of a particular location in the core memory can be compared and verified.
Claim 5
Dependent Claim
180 words
The method of claim 1, further including the steps of: a. providing a plurality of said address and data block sets on a first portion of said magnetic tape, with each of said address and data block sets being followed by a control character which commands said electronic control elements to execute a Write access to core, b. providing on a second portion of said magnetic tape the same plurality of address and data block sets, with each of these address and data block sets being followed by a control character which commands said electronic control elements to execute a read access from core and to compare the data within said address and data block set with the data read from core, c. whereby the data of each of said address and data block sets is written into said core memory and then subsequently read from said core memory and compared to verify that the previously written data in a particular location in the core memory corresponds to the data that was suppose to have been written into that location.
Claim 6
Dependent Claim
24 words
The method of claim 4, wherein a single time slot is assigned for both the write and the read access to the core memory.
Claim 7
Dependent Claim
57 words
The method of claim 4, wherein the address and data block sets are arranged to store patterns, whereby a core memory exerciser is provided which supplies all zeros patterns, all ones patterns, checker-board patterns, double checker-board patterns, worse case patterns and the like, for detecting and locating internal failures within the core memory or its associated logic.
References Cited (Backward Citations)
US3439343A
Cited
US3579199A
Cited
US3714571A
Cited
US3751649A
Cited
US3714403A
Cited
US3794818A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1978-08-04 | 1979-02-03 | 1979-08-05 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1982-08-04 | 1983-02-03 | 1983-08-05 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1986-08-04 | 1987-02-03 | 1987-08-05 | $7700.00 | Window Closed / Lapsed |