Patent US2610198A successfully refreshed from Google Patents.
Patent US3893103A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3893103A Expired / Lapsed US ⏱️ 0.0 years remaining

Electrical drift correction system

Assignee: Singer Co
•
Filing: 1971-01-21
•
Granted: 1975-07-01
•
Expires: 1991-01-21
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Analog to digital converter systems which include an integratorcomparator combination, utilizing operational amplifiers, often suffer from drift due to radiation and other causes. The drift can be effectively nulled out by means of a closed loop pulsed feedback circuit between the comparator and the integrator. The feedback circuit includes a capacitor which is charged or discharged in a pulsed manner to the required correction voltage during times other than actual measurement, such capacitor being coupled to that input of the operational amplifier integrator which is normally coupled to a point of reference potential, such as ground.

Inventors

  • 👤 Robert S Prill

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-25 23:01
CPC Classifications
H; H03; H03M; H03M1/00; H03M1/12; H03M1/50; H03M1/52

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 584 words
Apparatus for reducing drift in an analog to digital conversion system including a serially connected operational amplifier-integrator and a comparator, said apparatus comprising: means for coupling the signal to be converted, during those times when it is desired to convert said signal, to one input of said operational amplifier-integrator, and, during other times, coupling said one input to a point of ground potential; means for deteting the polarity of the output of said comparator; means for receiving a series of clock pulses; a capacitor; means, effectivE during said other times, for charging said capacitor with a series of positive pulses when said comparator output is of one polarity, and for charging in the opposite direction with a series of negative pulses when said comparator output is of a different polarity; and means coupling one terminal of said capacitor to a second input of said amplifier-integrator; said means effective during said other times including: A. a level shifter circuit coupled to the output of said comparator, and having a pair of output lines therefrom, said circuit being adapted to provide logical levels of 0 and 1, respectively, on said output lines when said comparator output is of positive polarity and to provide logical evels of 1 and 0, respectively, on said output lines when said comparator output is of negative polarity; B. a first set of gating circuits, adapted to be operative during said other times, coupled to receive said series of clock pulses and one of said output lines; C. a second set of gating circuits, adapted to be operative during said other time coupled to receive said series of clock pulses and the other of said output lines, one of said gating circuits including an inverting means so that, during said other times, said first set of gating circuits provides a series of pulses of a fixed polarity when said comparator output is of one polarity, and said second set of gating circuits provides a series of pulses of said fixed polarity when said comparator output is of a different polarity; D. a reference of ground potential, E. means for coupling said reference of group potential to the opposite terminal of said capacitor; F. a first diode means having its anode coupled to said ground potential and having its cathode coupled to a first junction terminal; G. a second diode means having its cathode coupled to said ground potential and having its anode coupled to a second junction terminal; H. a third diode means having its anode coupled to a third junction terminal and having its cathode coupled to said first junction terminal; I. a fourth diode means having its cathode coupled to a fourth junction terminal and having its anode coupled to said second junction terminal; J. a fifth diode means having its anode coupled to said third junction terminal and having its cathode coupled to said one terminal of said capacitor; K. a sixth diode means having its cathode coupled to said fourth junction terminal and having its anode coupled to said one terminal of said capacitor; L. a first and a second resistor for coupling said first and fourth junctions, respectively, to a negative voltage source; M. a third and a fourth resistor for coupling said second and third junctions, respectively, to a positive voltage source; N. first capacitive means for coupling the output of one gating circuit to said first junction; and O. second capacitive means for coupling the output of the other gating circuit to said second junction.
Claim 2
Dependent Claim 584 words
Apparatus for reducing drift in an analog to digital conversion system including a serially connected operational amplifier-integrator and a comparator, said apparatus comprising: means for coupling the signal to be converted, during those times when it is desired to convert said signal, to one input of said operational amplifier-integrator, and, during other times, coupling said one input to a point of ground potential; means for deteting the polarity of the output of said comparator; means for receiving a series of clock pulses; a capacitor; means, effectivE during said other times, for charging said capacitor with a series of positive pulses when said comparator output is of one polarity, and for charging in the opposite direction with a series of negative pulses when said comparator output is of a different polarity; and means coupling one terminal of said capacitor to a second input of said amplifier-integrator; said means effective during said other times including: A. a level shifter circuit coupled to the output of said comparator, and having a pair of output lines therefrom, said circuit being adapted to provide logical levels of 0 and 1, respectively, on said output lines when said comparator output is of positive polarity and to provide logical evels of 1 and 0, respectively, on said output lines when said comparator output is of negative polarity; B. a first set of gating circuits, adapted to be operative during said other times, coupled to receive said series of clock pulses and one of said output lines; C. a second set of gating circuits, adapted to be operative during said other time coupled to receive said series of clock pulses and the other of said output lines, one of said gating circuits including an inverting means so that, during said other times, said first set of gating circuits provides a series of pulses of a fixed polarity when said comparator output is of one polarity, and said second set of gating circuits provides a series of pulses of said fixed polarity when said comparator output is of a different polarity; D. a reference of ground potential, E. means for coupling said reference of group potential to the opposite terminal of said capacitor; F. a first diode means having its anode coupled to said ground potential and having its cathode coupled to a first junction terminal; G. a second diode means having its cathode coupled to said ground potential and having its anode coupled to a second junction terminal; H. a third diode means having its anode coupled to a third junction terminal and having its cathode coupled to said first junction terminal; I. a fourth diode means having its cathode coupled to a fourth junction terminal and having its anode coupled to said second junction terminal; J. a fifth diode means having its anode coupled to said third junction terminal and having its cathode coupled to said one terminal of said capacitor; K. a sixth diode means having its cathode coupled to said fourth junction terminal and having its anode coupled to said one terminal of said capacitor; L. a first and a second resistor for coupling said first and fourth junctions, respectively, to a negative voltage source; M. a third and a fourth resistor for coupling said second and third junctions, respectively, to a positive voltage source; N. first capacitive means for coupling the output of one gating circuit to said first junction; and O. second capacitive means for coupling the output of the other gating circuit to said second junction.
Claim 3
Dependent Claim 192 words
In an anlaog to digital converter including an operational amplififer having a first input adapted to be coupled to a source of analog signals to be converted and a second input adapted to be coupled to a point of stored charge potential and an output terminal for providing an output voltage therefrom, a method for reducing drift of said operational amplifier comprising the steps of: temporarily coupling said first input terminal to ground potential, determining the polarity of the output signal from said amplifier and providing a first indicative signal on one line when said polarity is positive and a second indicative signal on a second line when said polarity is negative, gating said indicative signals in a clocked pulse manner so that when an indicative signal is present on one of the said lines a positive charge is stored in a pulsed manner and when an indicative signal is present on the other of said lines a negatiVe charge is stored in a pulsed manner, and coupling the stored charge potential to said second input terminal of the amplifier so that the output voltage is reduced towards a systems null level.
Claim 4
Dependent Claim 192 words
In an anlaog to digital converter including an operational amplififer having a first input adapted to be coupled to a source of analog signals to be converted and a second input adapted to be coupled to a point of stored charge potential and an output terminal for providing an output voltage therefrom, a method for reducing drift of said operational amplifier comprising the steps of: temporarily coupling said first input terminal to ground potential, determining the polarity of the output signal from said amplifier and providing a first indicative signal on one line when said polarity is positive and a second indicative signal on a second line when said polarity is negative, gating said indicative signals in a clocked pulse manner so that when an indicative signal is present on one of the said lines a positive charge is stored in a pulsed manner and when an indicative signal is present on the other of said lines a negatiVe charge is stored in a pulsed manner, and coupling the stored charge potential to said second input terminal of the amplifier so that the output voltage is reduced towards a systems null level.
Claim 5
Dependent Claim 59 words
The method according to claim 2 wherein the step of determining the polarity of the output signal includes: comparing the output signal from said amplifier with ground potential to provide a comparison signal of one polarity when the output signal of the amplifier is positive and a comparison signal of the opposite polarity when the output signal is negative.
Claim 6
Dependent Claim 182 words
In an analog to digital converter including an operational amplifier having a first input adapted to be coupled to a source of analog signals to be converted and a second input adapted to be coupled to a point of stored charge potential and an output terminal for providing an output signal therefrom, apparatus for reducing drift of said operational amplifier comprising: means for temporarily coupling said first input terminal to ground potential, means for determining the polarity of the output signal from said operational amplifier including an amplifier coupled to recieve the ouput from said operational amplifier and having a first gain for output signals from said operational amplifier above a predetermined magnitude and a second higher gain for output signals from said operational amplifier below a predetermined magnitude to deliniate when the output of said operational amplifier crosses zero, means coupled to the output of said amplifier for feeding the output of said amplifier to said second input of said operattional amplifier in such a manner that the output voltage of said operational amplifier is reduced towards a system null level.
Claim 7
Dependent Claim 182 words
In an analog to digital converter including an operational amplifier having a first input adapted to be coupled to a source of analog signals to be converted and a second input adapted to be coupled to a point of stored charge potential and an output terminal for providing an output signal therefrom, apparatus for reducing drift of said operational amplifier comprising: means for temporarily coupling said first input terminal to ground potential, means for determining the polarity of the output signal from said operational amplifier including an amplifier coupled to recieve the ouput from said operational amplifier and having a first gain for output signals from said operational amplifier above a predetermined magnitude and a second higher gain for output signals from said operational amplifier below a predetermined magnitude to deliniate when the output of said operational amplifier crosses zero, means coupled to the output of said amplifier for feeding the output of said amplifier to said second input of said operattional amplifier in such a manner that the output voltage of said operational amplifier is reduced towards a system null level.
Claim 8
Dependent Claim 126 words
Apparatus according to claim 4 further including; means coupled to the output of said amplifier included in said polarity determining means for providing a first indicative signal on one line when said polarity is positive and a second indicative signal on a second line when said polarity is negative, means coupled to said first and second lines for gating said indicative signals in a clocked pulsed manner so that when an indicative signal is present on one of said lines, a positive charge is stored in a pulsed manner and when an indicative signal is present on the other of said lines a negative charge is stored in a pulsed manner, and means for coupling the stored charge to said second input of said operational amplifier.
Claim 9
Dependent Claim 183 words
Apparatus as recited in claim 4 further comprising; means coupled to the input of said amplifier included in said polarity determining means for comparing the output signal from said operational amplifier with a ground potential so as to provide a comparison signal of one polarity when the output signal of the operational amplifier is positive and a comparison signal of the opposite polarity when the output signal of the operational amplifier is negative; means coupled to receive said comparison signals for providing binary signals on two different lines indicative of the two binary states 0 and 1 when said comparison signal is positive, and of the states 1 and 0 when said comparison signal is negative; means for gating the binary signals on said different lines in a clock pulsed manner and when said comparison signal is one polarity, a positive charge is stored in a pulsed manner and when said comparison signal is of a different polarity, a negative charge is stored in a pulsed manner; and means for coupling the stored charge potential to the second input of the operational amplifier.

References Cited (Backward Citations)

US3070786A Cited
US3105230A Cited
US3316547A Cited
US3475748A Cited
US3421093A Cited
US3506818A Cited
US3500384A Cited
US3541320A Cited
US3541446A Cited
US3566265A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1978-06-30 1978-12-30 1979-07-01 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1982-06-30 1982-12-30 1983-07-01 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1986-06-30 1986-12-30 1987-07-01 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag