← Back to Patent Explorer
US3886005A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of manufacturing semiconductor devices

Assignee: Motorola Solutions Inc
•
Filing: 1973-07-13
•
Granted: 1975-05-27
•
Expires: 1993-07-13
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method of making semiconductor devices using selective impurity diffusion techniques. A dopant layer of a first conductivity type is formed on a semiconductor body of a second conductivity type. A patterned photoresist layer is formed on the dopant layer to mask portions thereof, and an etchant is used to remove the exposed area of the dopant layer in the unmasked areas, exposing the semiconductor body thereat. A thin layer of the semiconductor body is removed at the exposed areas by being subjected to a plasma etchant in a plasma reactor. The photoresist is removed by substituting oxygen for the plasma etchant in the plasma reactor. The semiconductor is then heated to diffuse a region of said second conductivity type into the semiconductor. A protective oxide coating may be provided on the exposed silicon prior to the diffusion step to prevent autodoping. The protective oxide coating and the dopant layer are removed. The delineation provided by the plasma etching step may be used as an aid in subsequent mask alignment steps.

Inventors

  • 👤 Marlo E Cota
  • 👤 John F Osborne

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 17:55
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/01; H10D84/0112; H10D84/02; H10D84/03; H10D84/038; H10P; H10P50/00; H10P50/20; H10P50/24; H10P50/242; H10P95/00; H10W; H10W10/00; H10W10/01; H10W10/031; H10W10/30; H10W15/00; H10W15/01; Y; Y10; Y10S; Y10S148/00; Y10S148/007; Y10S148/015; Y10S148/037; Y10S148/085; Y10S148/102; Y10S148/145

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 199 words
A METHOD FOR MAKING A SEMICONDUCTOR DEVICE COMPRISING THE STEPS OF: DEPOSITING A FIRST LAYER OF A DOPED OXIDE OF SILICON OF A SECOND CONDUCTIVITY TYPE ON A SURFACE OF A BODY OF SILICON OF A FIRST CONDUCTIVITY TYPE, FORMING A FIRST LAYER OF PHOTORESIST ON SAID FIRST LAYER OF DOPED OXIDE OF SILICON, SAID LAYER OF PHOTORESIST BEING PATTERNED TO EXPOSE THE SURFACE OF SAID FIRST LAYER OF DOPED OXIDE OF SILICON, SUBJECTING SAID EXPOSED SURFACE TO A FIRST ETCHANT AND REMOVING SAID EXPOSED SURFACE OF SAID FIRST LAYER OF DOPED OXIDE OF SILICON THEREBY EXPOSING SAID SURFACE OF SAID BODY OF SILICON, SUBJECTING SAID EXPOSED SURFACE OF SAID BODY OF SILICON AND SAID FIRST LAYER OF PHOTORESIST TO A PLASMA ETCHANT IN A REACTOR FOR SELECTIVELY REMOVING IN SEQUENCE A PREDETERMINED THICKNESS OF MATERIAL FROM SAID EXPOSED SILICON SURFACE TO DELINEATE THE REGION OF SAID BODY OF SILION BENEATH SAID FIRST LAYER OF DEPED OXIDE OF SILICON AND SAID FIRST LAYER OF PHOTORESIST, AND HEATING SAID BODY OF SILICON TO DIFFUSE DOPING IMPURITES FROM SAID FIRST LAYER OF DOPED OXIDE OF SILICON INTO SAID BODY OF SILICON TO FORM A REGION OF SAID SECOND CONDUCTIVITY TYPE THEREIN.
Claim 2
Independent Claim 199 words
A METHOD FOR MAKING A SEMICONDUCTOR DEVICE COMPRISING THE STEPS OF: DEPOSITING A FIRST LAYER OF A DOPED OXIDE OF SILICON OF A SECOND CONDUCTIVITY TYPE ON A SURFACE OF A BODY OF SILICON OF A FIRST CONDUCTIVITY TYPE, FORMING A FIRST LAYER OF PHOTORESIST ON SAID FIRST LAYER OF DOPED OXIDE OF SILICON, SAID LAYER OF PHOTORESIST BEING PATTERNED TO EXPOSE THE SURFACE OF SAID FIRST LAYER OF DOPED OXIDE OF SILICON, SUBJECTING SAID EXPOSED SURFACE TO A FIRST ETCHANT AND REMOVING SAID EXPOSED SURFACE OF SAID FIRST LAYER OF DOPED OXIDE OF SILICON THEREBY EXPOSING SAID SURFACE OF SAID BODY OF SILICON, SUBJECTING SAID EXPOSED SURFACE OF SAID BODY OF SILICON AND SAID FIRST LAYER OF PHOTORESIST TO A PLASMA ETCHANT IN A REACTOR FOR SELECTIVELY REMOVING IN SEQUENCE A PREDETERMINED THICKNESS OF MATERIAL FROM SAID EXPOSED SILICON SURFACE TO DELINEATE THE REGION OF SAID BODY OF SILION BENEATH SAID FIRST LAYER OF DEPED OXIDE OF SILICON AND SAID FIRST LAYER OF PHOTORESIST, AND HEATING SAID BODY OF SILICON TO DIFFUSE DOPING IMPURITES FROM SAID FIRST LAYER OF DOPED OXIDE OF SILICON INTO SAID BODY OF SILICON TO FORM A REGION OF SAID SECOND CONDUCTIVITY TYPE THEREIN.
Claim 3
Dependent Claim 20 words
The method as recited in claim 1 wherein said first conductivity type is P-type and said second conductivity is N-type.
Claim 4
Dependent Claim 17 words
The method as recited in claim 2 wherein said plasma etchant is carbon tetrafluoride followed by oxygen.
Claim 5
Dependent Claim 39 words
The method as recited in claim 2 including the step of forming a first layer of undoped oxide of silicon to protect against autodoping on said body of silicon after exposing said body of silicon to said plasma etchant.
Claim 6
Dependent Claim 18 words
The method as recited in claim 2 wherein said predetermined thickness is between 50 and 300 angstrom units.

References Cited (Backward Citations)

US3532564A Cited
US3615956A Cited
US3783046A Cited
US3795557A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1978-05-26 1978-11-25 1979-05-27 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1982-05-26 1982-11-25 1983-05-27 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1986-05-26 1986-11-25 1987-05-27 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag