← Back to Patent Explorer
US3883810A Expired / Lapsed US ⏱️ 0.0 years remaining

Device for the use in frequency of a short duration electrical signal

Assignee: Thales SA
•
Filing: 1973-05-16
•
Granted: 1975-05-13
•
Expires: 1993-05-16
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Apparatus for storing pulses consisting of packets of high frequency alternating signals including a closed recirculating loop which has a controllable phase shifter therein to insure that the phase of the signals removed from the loop is the same as those introduced into the loop.

Inventors

  • 👤 Maurice Tacussel

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-27 21:24
CPC Classifications
H; H03; H03K; H03K5/00; H03K5/13; H03K5/14; H03H; H03H11/00; H03H11/02; H03H11/26; H03H9/00; H03H9/30; H03H9/38

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 160 words
A device for storing a short duration signal comprising a read-in-station having an input means for receiving the signal, a read-out-station having an output means for transmitting the signal, a first signal delay means, a second signal delay means, said stations and said delay means being serially connected to form a closed signal-recirculation loop with said second signal delay means being located to receive the signals from said first signal delay means, phase comparator means connected to said read-in-station and to a point of said loop between said first and second delay means, means for adjustably phase shifting a signal circulating between said read-out-station and said second delay means, and phase shift control means coupling said phase comparator means and said means for adjustably phase shifting the circulating signal, whereby the transit time around the loop of the circulating signal is so controlled as to provide at the read-out-station a signal in phase with the signal introduced at the read-in-station.
Claim 2
Independent Claim 160 words
A device for storing a short duration signal comprising a read-in-station having an input means for receiving the signal, a read-out-station having an output means for transmitting the signal, a first signal delay means, a second signal delay means, said stations and said delay means being serially connected to form a closed signal-recirculation loop with said second signal delay means being located to receive the signals from said first signal delay means, phase comparator means connected to said read-in-station and to a point of said loop between said first and second delay means, means for adjustably phase shifting a signal circulating between said read-out-station and said second delay means, and phase shift control means coupling said phase comparator means and said means for adjustably phase shifting the circulating signal, whereby the transit time around the loop of the circulating signal is so controlled as to provide at the read-out-station a signal in phase with the signal introduced at the read-in-station.
Claim 3
Dependent Claim 21 words
A device according to claim 1 wherein said first and second delay means introduce the same delay on the circulating signal.
Claim 4
Dependent Claim 40 words
A device according to claim 1 wherein said means for adjustably phase shifting the circulating signal includes a phase shifter controlled by rapid semiconductor diodes consisting of a P-type semiconductor region, an intrinsic semiconductor region, and an N-type semiconductor region.
Claim 5
Dependent Claim 60 words
A device according to claim 1 wherein said means for adjustably phase shifting the circulating signal comprise first phase shifting means rendered operative during a first circulation of the signal in the loop and second phase shifting means rendered operative during circulation in the loop of the signal which has been phase shifted during the first circulation in the loop.
Claim 6
Dependent Claim 85 words
A device according to claim 4 further comprising means for generating the sum and the difference of the signals emitted by said phase comparator means, a first logic circuit coupling the output of said sum and difference generating means to said means for adjustably phase shifting said circulating signal, a second phase comparator means connected between said input and output means, and a second logic coupling the output of said second comparator to said second phase shifting means for adjustably phase shifting the circulating signal.
Claim 7
Dependent Claim 33 words
A device according to claim 5 further comprising a limiter ampilfier and a threshold amplifier between said second delay means and said first phase shifting means for adjustably phase shifting said circulating signal.
Claim 8
Independent Claim 252 words
A device for frequency processing a short duration signal comprising: a. a first recirCulating signal loop having a read-in-station with an input means for receiving the signal and a read-out-station with an output means for transmitting the signal, distinctly located first and second delay means in said loop, said second delay means being downwstream of said first means in the sense of circulation of the signal along said loop, phase comparator means connected to said read-in-station and to a point of said loop between said first and said second delay means, means for adjustably phase shifting said circulating signal between said read-out-station and said second delay means and phase shift control means coupling said phase comparator means and said means for adjustably phase shifting the circulating signal; b. a voltage controlled oscillator; c. means for adjusting said voltage controlled oscillator to the frequency of the signal received at said read-out-station; d. a second recirculating signal loop selectively coupled to said read-out-station and to said voltage controlled oscillator, said second loop including third delay means and another phase comparator means connected to said read-out-station and to said third delay means, third means for adjustably phase shifting the signal circulating in said second loop, phase shift control means coupling said phase comparator means and said third means for adjustably phase shifting the circulating signal; and e. means for adjusting said voltage controlled oscillator to a predetermined frequency, close to that of the signal which is to be frequency processed when transmitted from said read-out-station.
Claim 9
Independent Claim 252 words
A device for frequency processing a short duration signal comprising: a. a first recirCulating signal loop having a read-in-station with an input means for receiving the signal and a read-out-station with an output means for transmitting the signal, distinctly located first and second delay means in said loop, said second delay means being downwstream of said first means in the sense of circulation of the signal along said loop, phase comparator means connected to said read-in-station and to a point of said loop between said first and said second delay means, means for adjustably phase shifting said circulating signal between said read-out-station and said second delay means and phase shift control means coupling said phase comparator means and said means for adjustably phase shifting the circulating signal; b. a voltage controlled oscillator; c. means for adjusting said voltage controlled oscillator to the frequency of the signal received at said read-out-station; d. a second recirculating signal loop selectively coupled to said read-out-station and to said voltage controlled oscillator, said second loop including third delay means and another phase comparator means connected to said read-out-station and to said third delay means, third means for adjustably phase shifting the signal circulating in said second loop, phase shift control means coupling said phase comparator means and said third means for adjustably phase shifting the circulating signal; and e. means for adjusting said voltage controlled oscillator to a predetermined frequency, close to that of the signal which is to be frequency processed when transmitted from said read-out-station.

References Cited (Backward Citations)

US2736021A Cited
US2841704A Cited
US3044017A Cited
US2987253A Cited
US3076180A Cited
US3077564A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1978-05-12 1978-11-11 1979-05-13 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1982-05-12 1982-11-11 1983-05-13 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1986-05-12 1986-11-11 1987-05-13 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag