Patent US1397661A successfully refreshed from Google Patents.
Patent US2398910A successfully refreshed from Google Patents.
Patent US3822586A successfully refreshed from Google Patents.
US3822586A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Electrical circuit means for use in acoustic emission detecting and/or recording apparatus
Assignee: Individual
•
Filing: 1972-08-01
•
Granted: 1974-07-09
•
Expires: 1992-08-01
Abstract
Abstract Electrical circuit means for use in acoustic emission detecting and/or recording apparatus comprises logic gates which in operation of the apparatus are connected to respective transducers so as to receive electrical signals representative in time of the distances of the transducers from a source of acoustic emission. Each gate is set prior to the receipt of a signal from the associated transducer to afford an output signal on receipt of a signal at its input. Further logic elements are provided which are connected with the logic gates and are adapted upon receipt by one of the gates by an input signal to reset for a predetermined time at least the remainder of the logic gates so as to prevent the appearance of an output signal on any of said remainder of the logic gates at said predetermined time.
Inventors
- 👤 A Pollock
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 13:47
CPC Classifications
G; G01; G01H; G01H1/00
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
241 words
Electrical circuit means for use in acoustic emission detecting and/or recording apparatus having a plurality of channels and transducers for detecting acoustic emissions from a source comprising: signal conditioner means for converting analogue signals, representative of acoustic emissions received by a transducer, to digital form, each acoustic emission by virtue of its passage through the structure at the speed of sound arriving at the different transducers in a sequence which indicates the relative distances of the transducers from the source; a plurality of logic gates each having a first and second input connection and an output connection, said first input connection being connected in a channel of the apparatus to a transducer by way of said signal conditioner means, the logic gate in each channel of the apparatus being set prior to receipt of a signal from the associated signal conditioner means to afford at its output connection an output signal upon receipt of said signal at said first input connection; an logic element means connected between said output anD said second input connections of each of said logic gates for resetting, upon receipt of a digital signal by one of said logic gates at the first input connection thereof, the remainder of said logic gates to prevent the appearance of an output signal at any of said remainder of logic gates for a predetermined time which is short compared with the time interval between successive acoustic emissions from the source.
Claim 2
Dependent Claim
241 words
Electrical circuit means for use in acoustic emission detecting and/or recording apparatus having a plurality of channels and transducers for detecting acoustic emissions from a source comprising: signal conditioner means for converting analogue signals, representative of acoustic emissions received by a transducer, to digital form, each acoustic emission by virtue of its passage through the structure at the speed of sound arriving at the different transducers in a sequence which indicates the relative distances of the transducers from the source; a plurality of logic gates each having a first and second input connection and an output connection, said first input connection being connected in a channel of the apparatus to a transducer by way of said signal conditioner means, the logic gate in each channel of the apparatus being set prior to receipt of a signal from the associated signal conditioner means to afford at its output connection an output signal upon receipt of said signal at said first input connection; an logic element means connected between said output anD said second input connections of each of said logic gates for resetting, upon receipt of a digital signal by one of said logic gates at the first input connection thereof, the remainder of said logic gates to prevent the appearance of an output signal at any of said remainder of logic gates for a predetermined time which is short compared with the time interval between successive acoustic emissions from the source.
Claim 3
Dependent Claim
59 words
Electrical circuit means as claimed in claim 1, wherein said logic element means reset, upon receipt of a signal by one of said logic gates at the first input connection thereof, for a predetermined time all said logic gates so as to prevent the appearance of an output signal on any of said logic gates during said predetermined time.
Claim 4
Dependent Claim
131 words
Electrical circuit means as claimed in claim 2, wherein said logic gates comprise a plurality of AND gates each having a first input which in operation is connected to receive electrical signals from one of the transducers, a second input, and an output, and said logic element means comprise a plurality of monostables having an input and an output, said monostables being connected at their inputs respectively to the outputs of said AND gates and at their outputs, during operation, to the indicating and/or recording means, an OR gate having an output and inputs the latter connected to respective outputs of said monostables, and an inverter having an input connected to the output of said OR gate and an output connected to each of said second inputs of said AND gates.
Claim 5
Dependent Claim
118 words
Electrical circuit means as claimed in claim 2, wherein said logic gates comprise a plurality of AND gates each having a first input which in operation is connected to receive electrical signals from one of the transducers, a second input, and an output connected in operation to indicating and/or recording means, and said logic element means comprise an OR gate having an output and inputs, said inputs being connected to the outputs of said AND gates, a monostable having an output and an input, said input being connected to said OR gate output, and an inverter having an input connected to said monostable output and an output connected to each of said second inputs of said AND gates.
Claim 6
Dependent Claim
59 words
Electrical circuit means as claimed in claim 1, wherein said logic element means reset, upon receipt of a signal by one of said logic gates at the first input connection thereof, for a predetermined time only those logic gates other than said gate in receipt of said signal so as to prevent the appearance of an output signal thereon.
Claim 7
Dependent Claim
161 words
Electrical circuit means as claimed in claim 5, wherein said logic gates comprise a plurality of AND gates each having a first input which in operation is connected to receive electrical signals from one of the transducers, a second input and an output connected in operation to the indicating and/or recording means, and said logic element means comprise a first OR gate having an output and inputs, said inputs being connected to the respective outputs of said AND gates, a plurality of second OR gates having outputs respectively connected to said second inputs of said AND gates, first inputs respectively connected to said outputs of said AND gates and second inputs, a monostable for providing an output pulse having an input connected to said output of said first OR gate and an output, and an inverter having an input connected to said output of said monostable and an output connected to said second inputs of each of said second OR gates.
Claim 8
Dependent Claim
33 words
Electrical circuit means as claimed in claim 6, wherein in each connection between said output of said AND gate and said first input of said second OR gate a retriggerable monostable is interposed.
Claim 9
Dependent Claim
37 words
Electrical circuit means as claimed in claim 7, wherein each retriggerable monostable provides, when fired, an output pulse of duration less than the output pulse of said monostable connected between said first OR gate and said inverter.
Claim 10
Dependent Claim
34 words
ElectricAl circuit means as claimed in claim 8, wherein the duration of said output pulse of each retriggerable monostable exceeds the time interval between pulses within an acoustic emission comprising a train of oscillations.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1977-07-08 | 1978-01-07 | 1978-07-09 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1981-07-08 | 1982-01-07 | 1982-07-09 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1985-07-08 | 1986-01-07 | 1986-07-09 | $7700.00 | Window Closed / Lapsed |