Patent US1087295A successfully refreshed from Google Patents.
Patent US3820041A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3820041A Expired / Lapsed US ⏱️ 0.0 years remaining

Resonance control in interdigital capacitors useful as dc breaks in diode oscillator circuits

Assignee: Individual
•
Filing: 1973-10-04
•
Granted: 1974-06-25
•
Expires: 1993-10-04
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A modified stripline interdigital capacitor has slots coupled into the capacitor gap. These slots provide reactive loading to the slot transmission line formed by the gap. They are positioned and dimensioned to shift the frequency of the slot line resonance so that it is out of a selected frequency band without affecting the capacitance of the structure. This interdigital structure may be used in diode oscillator circuits to provide a dc block for isolating the input and output from the diode bias.

Inventors

  • 👤 J Gewartowski
  • 👤 I Tatsuguchi

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-08 15:06
CPC Classifications
H; H01; H01G; H01G4/00; H01G4/002; H01G4/005; H01G4/012; H01G2/00; H01G4/018; H01G4/06; H01P; H01P1/00; H01P1/20; H01P1/201; H01P1/203; H01P1/20327; H01P1/20336; H01P1/32; H01P1/38; H01P1/383; H01P1/387; H01P3/00; H01P3/02; H01P3/08; H01P3/085; H03; H03H; H03H7/00; H03H7/004

Claims Analysis

Total Claims: 12
Claim 1
Independent Claim 162 words
A circuit for operating in a selected frequency band comprising, a circulator having an input port, output port, and a diode port; a diode oscillator coupled to the diode port; bias means for applying a dc bias to the diode oscillator; and means for blocking the dc bias from the input and output ports, characterized in that said means for blocking the dc bias includes at least one stripline interdigital capacitor coupled to one of the ports; said one capacitor including a conductor having two sets of interconnected conductive fingers interdigitated to form a gap between the fingers of the two sets; said gap having a length such that it is capable of supporting resonance at a first frequency; said one capacitor further including at least one slot within said conductor being coupled to the gap and dimensioned to extend the effective length of the gap so that the capacitor''s resonance is shifted to a second frequency outside the selected frequency band.
Claim 2
Dependent Claim 162 words
A circuit for operating in a selected frequency band comprising, a circulator having an input port, output port, and a diode port; a diode oscillator coupled to the diode port; bias means for applying a dc bias to the diode oscillator; and means for blocking the dc bias from the input and output ports, characterized in that said means for blocking the dc bias includes at least one stripline interdigital capacitor coupled to one of the ports; said one capacitor including a conductor having two sets of interconnected conductive fingers interdigitated to form a gap between the fingers of the two sets; said gap having a length such that it is capable of supporting resonance at a first frequency; said one capacitor further including at least one slot within said conductor being coupled to the gap and dimensioned to extend the effective length of the gap so that the capacitor''s resonance is shifted to a second frequency outside the selected frequency band.
Claim 3
Dependent Claim 48 words
A circuit as claimed in claim 1 wherein said means for blocking dc bias includes said one interdigital capacitor and another interdigital capacitor, said two capacitors being coupled individually to the input port and the output port of the circulator, and said two capacitors having different resonant frequencies.
Claim 4
Dependent Claim 27 words
A circuit as claimed in claim 2 wherein said one interdigital capacitor is dimensioned so that its resonance is at a frequency below said selected frequency band.
Claim 5
Dependent Claim 29 words
A circuit as claimed in claim 3 wherein the other of said interdigital capacitors is dimensioned so that its resonance is at a frequency above said selected frequency band.
Claim 6
Dependent Claim 24 words
A circuit as claimed in claim 1 wherein said means for blocking dc bias includes a single interdigital capacitor coupled to the diode port.
Claim 7
Dependent Claim 29 words
A circuit as claimed in claim 1 wherein said slot couples to the gap substantially at a voltage null of the standing wave pattern of the resonance being shifted.
Claim 8
Dependent Claim 26 words
A circuit as claimed in claim 6 wherein said slot couples to the center of the said gap to shift the frequency of a half-wave resonance.
Claim 9
Dependent Claim 31 words
A circuit as claimed in claim 6 wherein said slot couples to the gap at a point off the center of the gap to shift the frequency of a full-wave resonance.
Claim 10
Dependent Claim 41 words
A circuit as claimed in claim 1 wherein the portion of the conductor adjacent one set of fingers is broader than the portion adjacent the other set of fingers, and said slot is cut into the broader portion of the conductor.
Claim 11
Dependent Claim 134 words
A circuit for operating in a selected frequency band comprising, a circulator having an input port, an output port, and a diode port; a diode oscillator coupled to the diode port, bias means for applying a dc bias to the diode oscillator; a pair of stripline interdigital capacitors, one coupled to the input port and the other coupled to the output port, to block the dc bias from the input and output; each of said capacitors including a conductor having two sets of interconnected conductive fingers interdigitated to form a gap between the fingers of the two sets; said gap having a length such that it is capable of supporting resonance at a given frequency; and each of said capacitors being dimensioned so that it is resonant at a frequency different from the other.
Claim 12
Dependent Claim 134 words
A circuit for operating in a selected frequency band comprising, a circulator having an input port, an output port, and a diode port; a diode oscillator coupled to the diode port, bias means for applying a dc bias to the diode oscillator; a pair of stripline interdigital capacitors, one coupled to the input port and the other coupled to the output port, to block the dc bias from the input and output; each of said capacitors including a conductor having two sets of interconnected conductive fingers interdigitated to form a gap between the fingers of the two sets; said gap having a length such that it is capable of supporting resonance at a given frequency; and each of said capacitors being dimensioned so that it is resonant at a frequency different from the other.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1977-06-24 1977-12-24 1978-06-25 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1981-06-24 1981-12-24 1982-06-25 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1985-06-24 1985-12-24 1986-06-25 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag