Patent US4866515A successfully refreshed from Google Patents.
Patent US3784743A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3784743A Expired / Lapsed US ⏱️ 0.0 years remaining

Parallel data scrambler

Assignee: AT&T Inc
•
Filing: 1972-08-23
•
Granted: 1974-01-08
•
Expires: 1992-08-23
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Parallel streams of synchronous binary digital data are scrambled and descrambled with the aid of single complementary pseudorandom key signal generators at the respective transmitting and receiving terminals of a data transmission system. The key signal constructed from a selected one of the parallel streams is applied to the remaining streams after predetermined differential delays. Where the key signal is generated in a multistage binary shift register, the required differentially delayed signals are readily obtained from different stages thereof.

Inventors

  • 👤 H Schroeder

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-02 20:12
CPC Classifications
H; H04; H04L; H04L25/00; H04L25/02; H04L25/03; H04L25/03828; H04L25/03866; H04L25/03872

Claims Analysis

Total Claims: 13
Claim 1
Independent Claim 68 words
A digital data randomizer for parallel streams of binary data comprising means for generating a long-period pseudorandom key signal, means for combining one of said parallel data streams with said key signal to form a first randomized channel signal, and further means for combining each of said other parallel data streams with said first randomized channel signal after discrete synchronous delay intervals to form additional randomized channel signals.
Claim 2
Dependent Claim 68 words
A digital data randomizer for parallel streams of binary data comprising means for generating a long-period pseudorandom key signal, means for combining one of said parallel data streams with said key signal to form a first randomized channel signal, and further means for combining each of said other parallel data streams with said first randomized channel signal after discrete synchronous delay intervals to form additional randomized channel signals.
Claim 3
Dependent Claim 67 words
A data randomizer as set forth in claim 1 in which said generating means comprises a multistage shift register, an exclusive-OR gate having at least two inputs and an output, means for connecting at least two preselected stages of said shift register to the inputs of said exclusive-OR gate, and means for feeding back signals from the output of said exclusive-OR gate to said multistage shift register.
Claim 4
Dependent Claim 58 words
A data randomizer as set forth in claim 1 in which said generating means comprises a plurality of multistage shift registers connected in tandem through a plurality of first exclusive-OR gates, each of said shift registers including a further exclusive-OR gate in feedback relationship between at least two preselected stages thereof and one of said first exclusive-OR gates.
Claim 5
Dependent Claim 58 words
A data randomizer as set forth in claim 2 in which each of said further combining means comprises an exclusive-OR gate having two inputs and an output, one input and one output being connected in series with each of said other parallel data streams and said other input being connected to a preselected stage of said shift register.
Claim 6
Dependent Claim 83 words
A digital data derandomizer for randomized parallel streams of binary data comprising means responsive to one of said parallel data streams for regenerating a long-period random key signal, means at the input of said regenerating means for combining said one parallel data stream with said key signal to form a first derandomized data stream, and further means for combining each of said other parallel data streams with said first derandomized data stream after discrete synchronous delay intervals to form additional derandomized data streams.
Claim 7
Dependent Claim 83 words
A digital data derandomizer for randomized parallel streams of binary data comprising means responsive to one of said parallel data streams for regenerating a long-period random key signal, means at the input of said regenerating means for combining said one parallel data stream with said key signal to form a first derandomized data stream, and further means for combining each of said other parallel data streams with said first derandomized data stream after discrete synchronous delay intervals to form additional derandomized data streams.
Claim 8
Dependent Claim 67 words
A data derandomizer as set forth in claim 5 in which said regenerating means comprises a multistage shift register, an exclusive-OR gate having at least two inputs and an output, means for connecting at least two preselected stages of said shift register to the inputs of said exclusive-OR gate, and means for feeding back signals from the output of said exclusive-OR gate to said multistage shift Register.
Claim 9
Dependent Claim 58 words
A data derandomizer as set forth in claim 5 in which said regenerating means comprises a plurality of multistage shift registers connected in tandem through a plurality of first exclusive-OR gates, each of said shift registers including a further exclusive-OR gate in feedback relationship between at least two preselected stages thereof and one of said first exclusive-OR gates.
Claim 10
Dependent Claim 58 words
A data derandomizer as set forth in claim 6 in which each of said further combining means comprises an exclusive-OR gate having two inputs and an output, one input and one output being connected in series with each of said other parallel data streams and said other input being connected to a preselected stage of said shift register.
Claim 11
Dependent Claim 192 words
In combination with a synchronous digital data transmission system in which parallel streams of data are employed and including a transmitting terminal, a transmission channel and a receiving terminal: at said transmitting terminal including means for applying modulated signals to said channel, a data scrambler comprising means responsive to one of said parallel data streams for generating a long-period pseudorandom key signal and combining said key signal with said one parallel data stream to form a first scrambled data stream, and means for joining each of said other parallel data streams with said first scrambled data stream after discrete synchronous delay intervals to form additional scrambled data streams; at said receiving terminal including means for demodulating signals from said channel, a data descrambler comprising means responsive to the one demodulated data stream corresponding to said first scrambled data stream for regenerating said long-period pseudorandom key signal and combining said key signal with said one demodulated data stream to form a first descrambled data stream, and means for joining each of the demodulated data streams corresponding to said additional scrambled data stream after discrete synchronous delay intervals to form additional descrambled data streams.
Claim 12
Dependent Claim 192 words
In combination with a synchronous digital data transmission system in which parallel streams of data are employed and including a transmitting terminal, a transmission channel and a receiving terminal: at said transmitting terminal including means for applying modulated signals to said channel, a data scrambler comprising means responsive to one of said parallel data streams for generating a long-period pseudorandom key signal and combining said key signal with said one parallel data stream to form a first scrambled data stream, and means for joining each of said other parallel data streams with said first scrambled data stream after discrete synchronous delay intervals to form additional scrambled data streams; at said receiving terminal including means for demodulating signals from said channel, a data descrambler comprising means responsive to the one demodulated data stream corresponding to said first scrambled data stream for regenerating said long-period pseudorandom key signal and combining said key signal with said one demodulated data stream to form a first descrambled data stream, and means for joining each of the demodulated data streams corresponding to said additional scrambled data stream after discrete synchronous delay intervals to form additional descrambled data streams.
Claim 13
Dependent Claim 98 words
The combination defined by claim 9 in which the generating means at said transmitting terminal comprises at least one multistage shift register including an exclusive-OR gate in feedback relationship with at least two stages and the input thereof, and said joining means comprise exclusive-OR gates; and in which the regenerating means at said receiving terminal comprises at least one multistage shift register complementary to the multistage shift register at said transmitting terminal and including an exclusive-OR gate in identical feedback relationship with at least two stages and the input thereof, and said joining means thereat comprise exclusive-OR gates.

References Cited (Backward Citations)

US3711645A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1977-01-07 1977-07-09 1978-01-08 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1981-01-07 1981-07-09 1982-01-08 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1985-01-07 1985-07-09 1986-01-08 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag