Patent US2651037A successfully refreshed from Google Patents.
Patent US4621630A successfully refreshed from Google Patents.
Patent US3767863A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3767863A Expired / Lapsed US ⏱️ 0.0 years remaining

Communication switching system with modular organization and bus

Assignee: AG Communication Systems Corp
•
Filing: 1972-05-22
•
Granted: 1973-10-23
•
Expires: 1992-05-22
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The system has duplicate central processors, each having its own bus. Subsystem modules include program memory, data base memory, status detector, register-senders, markers, etc., each having one or more memory word stores. Bus interface units of identical construction are interposed between the subsystem modules and the busses. Some modules such as program memory are duplicated and each connected to one bus, while others are connected via their interface unit to both busses. All memory addresses are accessed from a processor via its bus, each address being effective to select only one interface unit, and the complete address being then passed to the subsystem module to read or write a data word.

Inventors

  • 👤 J Dufton
  • 👤 R Borbas
  • 👤 T Moorehead
  • 👤 J Lighthall
  • 👤 G Verbaas

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 19:04
CPC Classifications
H; H04; H04Q; H04Q3/00; H04Q3/42; H04Q3/54; H04Q3/545; H04Q3/54541; H04Q3/54558; H04Q3/5455

Claims Analysis

Total Claims: 21
Claim 1
Independent Claim 294 words
A communication switching system comprising: a bus, a central processor coupled to said bus, bus control means connected to the central processor and to the bus, a plurality of subsystems of diverse functional subsystem types, each subsystem comprising at least one subsystem module, said subsystem modules including at least call register modules for connection to calling lines and a program memory module having instructions stored therein, each having a plurality of sets of memory devices, each set having an address individual thereto, and a portion of the address being common to all sets within a module and being unique to the module, a plurality of bus interface units each individual to a corresponding module, each bus interface unit interposed between its module and said bus, and each having control circuits and an address detector with means to detect said portion of the address unique to its module, said bus interface units being substantially identical except for having different means in said address detector insuring that any address is detected by only one unit; means to supply addresses from the central processor via the bus to select one subsystem module and a set within that module, and means to selectively either supply data from the central processor via the bus to the selected module and set or from the selected module and set via the bus to the central processor; and call processing means wherein the central processor includes means to select program addresses to read instructions from the program module via the bus, and means determined by the instructions to select the other subsystem modules to supply and receive call data to and from them via the bus, wherein the call data includes call digits received from calling lines by the call register modules.
Claim 2
Dependent Claim 294 words
A communication switching system comprising: a bus, a central processor coupled to said bus, bus control means connected to the central processor and to the bus, a plurality of subsystems of diverse functional subsystem types, each subsystem comprising at least one subsystem module, said subsystem modules including at least call register modules for connection to calling lines and a program memory module having instructions stored therein, each having a plurality of sets of memory devices, each set having an address individual thereto, and a portion of the address being common to all sets within a module and being unique to the module, a plurality of bus interface units each individual to a corresponding module, each bus interface unit interposed between its module and said bus, and each having control circuits and an address detector with means to detect said portion of the address unique to its module, said bus interface units being substantially identical except for having different means in said address detector insuring that any address is detected by only one unit; means to supply addresses from the central processor via the bus to select one subsystem module and a set within that module, and means to selectively either supply data from the central processor via the bus to the selected module and set or from the selected module and set via the bus to the central processor; and call processing means wherein the central processor includes means to select program addresses to read instructions from the program module via the bus, and means determined by the instructions to select the other subsystem modules to supply and receive call data to and from them via the bus, wherein the call data includes call digits received from calling lines by the call register modules.
Claim 3
Dependent Claim 53 words
A Communication switching system according to claim 1, further including a second bus and a second central processor coupled to the second bus and having its own bus control means, said bus interface units each including duplicate circuits for connection to both busses, said circuits connected in common to the same subsystem module.
Claim 4
Dependent Claim 104 words
A communication switching system as claimed in claim 2, wherein both sets of duplicated circuits of a bus interface unit include selection means operative responsive to detection of said portion of the address unique to its module, wherein the selection means may both be operated at the same time, and further including a lock out arrangement operative to permit only one set of the duplicate circuits to become active so that the associated module is connected to the data conductors of only one of the two buses at a time for communication of data between it and the central processor of the selected bus.
Claim 5
Dependent Claim 38 words
A communication switching system as claimed in claim 2, wherein some of said subsystem modules comprise a single memory with access circuits connected to the bus interface unit and means to be accessed via either of the buses.
Claim 6
Dependent Claim 43 words
A communication switching system as claimed in claim 4, wherein other of said subsystem modules comprise a single memory with duplicate memory control circuits, each having its own bus interface unit with means for connection to its own one of the two buses.
Claim 7
Dependent Claim 41 words
A communication switching system as claimed in claim 5, wherein still other of said subsystem modules have duplicated memory and control circuits each with its own bus interface unit with means for connection to its own one of the two buses.
Claim 8
Dependent Claim 62 words
A communication switching system as claimed in claim 6, wherein some of said subsystems comprise a plurality of modules of the same subsystem type, each module having its own bus interface unit, and wherein said address detector includes means to detect a portion of the address unique to the subsystem type, and a further portion of the address unique to the module.
Claim 9
Dependent Claim 27 words
A communication switching system as claimed in claim 2, wherein the first said central processor and said second central processor comprise means to operate autonomously without synchronization.
Claim 10
Dependent Claim 49 words
A communication switching system as claimed in claim 8, wherein there is means to place one of the central processors on line for call processing, and means to operate the other central processor for test routines with means to inhibit writing information into the memories of the subsystem modules.
Claim 11
Dependent Claim 47 words
A communication switching system as claimed in claim 2, wherein for the first said central processor and said second central processor each has a separate subsystem for a program memory, and each has its own bus interface unit with means to access it via its own bus.
Claim 12
Dependent Claim 53 words
A communication switching system as claimed in claim 10, wherein there is a separate subsystem as a data memory having associated therewith duplicate memory controls each having its own bus interface unit, with means to access the data memory from either central processor unit via the associated bus interface unit and memory control.
Claim 13
Dependent Claim 49 words
A communication switching system as claimed in claim 11, further including a separate subsystem as a status detector with duplicate memory controls, each having its own bus interface unit, with means for accessing the status detector from either central processor via the associated bus interface unit and memory control.
Claim 14
Dependent Claim 88 words
A communication switching system as claimed in claim 12, wherein said data memory is of a type comprising a plurality of ring-shaped magnetic cores with an individual sense winding on each core, word wires selectively threaded through the inside of some cores and outside of others to thereby store information, and memory input address means to select one of said word wires and supply a current pulse thereto, to thereby generate an output pulse in a sense winding of each core having the selected wire thrEaded through it.
Claim 15
Dependent Claim 41 words
A communication switching system as claimed in claim 13, wherein the program memory for each central processor comprises a plurality of integrated circuit chips with means responsive to address and select signals from its memory control to supply an instruction word.
Claim 16
Dependent Claim 49 words
A communication switching system as claimed in claim 2, wherein one subsystem comprises dialing registers having a plurality of said call register modules, with the address detector including means to detect an address designating the dialing register subsystem, and a further portion of the address designating the individual module.
Claim 17
Dependent Claim 37 words
A communication switching system as claimed in claim 1, wherein one subsystem type includes a program memory and another subsystem type includes a data memory, and wherein said address detector includes means to select either subsystem type.
Claim 18
Dependent Claim 70 words
A communication switching system as claimed in claim 16, wherein said program memory comprises integrated circuit chips, and said data memory comprises a plurality of ring-shaped magnetic cores with an individual sense winding on each core, and word wires selectively threaded through the inside of some of said cores and outside of others to thereby store information, and each having means responsive to an appropriate address to read information therefrom.
Claim 19
Dependent Claim 39 words
A communication switching system as claimed in claim 16, wherein a further subsystem comprises a status detector including means responsive to address information to read the status of peripheral units and supply corresponding data to the central processing unit.
Claim 20
Dependent Claim 43 words
A communication switching system as claimed in claim 16, wherein said program and data memory subsystems are separate from other subsystems, and wherein the system includes means such that the program and data memory subsystems may be expanded for future remote control uses.
Claim 21
Dependent Claim 116 words
A communication switching system as claimed in claim 1, wherein each of the bus interface units includes an interface-unit receiver comprising gates having inputs from the bus, wherein the connections to the address detector include an arrangement of three terminal points for each input, one of the terminal points being connected to the input of the address detector, another being connected to the connection from the interface-unit receiver, and the other being coupled via an inverter to the interface-unit receiver, and wherein a jumper is connected between the address detector input terminal point and one of the other two terminal points according as to whether that bit of the address is a ''''1 ''''or a ''''0''''.

References Cited (Backward Citations)

US3409877A Cited
US3479466A Cited
US3626108A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1976-10-22 1977-04-23 1977-10-23 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1980-10-22 1981-04-23 1981-10-23 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1984-10-22 1985-04-23 1985-10-23 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag