Patent US3761932A successfully refreshed from Google Patents.
US3761932A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Commutator generator for radio navigation receiver alignment
Assignee: Northrop Grumman Corp
•
Filing: 1971-11-22
•
Granted: 1973-09-25
•
Expires: 1991-11-22
Abstract
Abstract A commutator generator for generating a plurality of station gating signals each having different gate time. A resettable binary counter provides output timing signals which are gated with the commutator generator output signals. Control circuitry selects the number of pulses to be elapsed before changing the state of an output counter, as well as resetting the binary counter. The output counter, in turn, is coupled to a decoder which produces the commutator generator output signals. A station selector initially sets the output counter to one of the station gates. Further, a station envelope is coupled to an envelope processor to initially enable the resettable counter.
Inventors
- 👤 Y Fujimoto
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-25 11:05
CPC Classifications
G; G01; G01S; G01S1/00; G01S1/02; G01S1/08; G01S1/20; G01S1/30; G01S1/308
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
306 words
A system for generating a series of gating signals which correspond to and are synchronized with gating signals for a radio navigation system transmitted from a plurality of radio transmitting stations comprising: means for receiving and detecting the transmitted gating signals, a clock pulse generator, an input counter receiving the output of said pulse generator and providing a pulse count in response thereto, converter means receiving the output of the counter for generating a series of sequential pulses in response to said output, each of said pulses being delayed from the initiation of the count of said counter by an amount corResponding to the time duration of at least one of the transmitted gating signals, control circuit means receiving the output of said converter means for generating a control signal corresponding to each of said gating signals and synchronized with a corresponding one of the pulses from the converter means, an output counter receiving the output of said control circuit means and providing a pulse count in response thereto, decoder means for receiving the pulse count output of the output counter and generating a series of gating signals corresponding to the gating signals of said navigation system, the output of said decoder means being fed to said control circuit means for synchronization with the pulse output of said converter means, selector means receiving the outputs of said decoder means for selecting one of the gating signals, the output of said selector means being fed to said output counter to synchronize the output counter with the selected gating signal, and processor means connected to said receiving and detecting means for receiving the detected gating signa corresponding to that selected by said selector means and providing a signal in response thereto for resetting said input counter to zero, thereby synchronizing the input counter with the detected gating signal.
Claim 2
Independent Claim
306 words
A system for generating a series of gating signals which correspond to and are synchronized with gating signals for a radio navigation system transmitted from a plurality of radio transmitting stations comprising: means for receiving and detecting the transmitted gating signals, a clock pulse generator, an input counter receiving the output of said pulse generator and providing a pulse count in response thereto, converter means receiving the output of the counter for generating a series of sequential pulses in response to said output, each of said pulses being delayed from the initiation of the count of said counter by an amount corResponding to the time duration of at least one of the transmitted gating signals, control circuit means receiving the output of said converter means for generating a control signal corresponding to each of said gating signals and synchronized with a corresponding one of the pulses from the converter means, an output counter receiving the output of said control circuit means and providing a pulse count in response thereto, decoder means for receiving the pulse count output of the output counter and generating a series of gating signals corresponding to the gating signals of said navigation system, the output of said decoder means being fed to said control circuit means for synchronization with the pulse output of said converter means, selector means receiving the outputs of said decoder means for selecting one of the gating signals, the output of said selector means being fed to said output counter to synchronize the output counter with the selected gating signal, and processor means connected to said receiving and detecting means for receiving the detected gating signa corresponding to that selected by said selector means and providing a signal in response thereto for resetting said input counter to zero, thereby synchronizing the input counter with the detected gating signal.
Claim 3
Dependent Claim
61 words
The system of claim 1 wherein said gating signals comprise pairs of such signals, each such pair having the same pulse duration, said control circuit means comprising a separate AND gate for receiving each pair of said signals and one of the pulses from said converter means and an OR gate for receiving the outputs of all of said AND gates.
Claim 4
Dependent Claim
31 words
The system of claim 1 wherein said input counter comprises a binary counter, said converter means comprising a decimal decoder for decoding the output of said binary counter to decimal form.
Claim 5
Dependent Claim
44 words
The system of claim 1 wherein said output counter comprises a binary counter, said decoder means comprising a binary to decimal counter for converting the binary output of said output counter to a series of gating signals corresponding to those of said navigation system.
Claim 6
Dependent Claim
24 words
The system of claim 1 wherein said processor means further provides a signal for synchronizing the clock pulse generator with the detected gating signal.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1976-09-24 | 1977-03-26 | 1977-09-25 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1980-09-24 | 1981-03-26 | 1981-09-25 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1984-09-24 | 1985-03-26 | 1985-09-25 | $7700.00 | Window Closed / Lapsed |