Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
175 words
A nonvolatile memory cell, comprising: a. a fixed threshold field effect write transistor having a source, drain and insulated gate electrode; b. a fixed threshold field effect storage transistor having a source, drain and insulated gate electrode, the source electrode of the fixed threshold field effect write transistor connected to the gate electrode of the fixed threshold field effect storage transistor; and c. an alterable threshold field effect read transistor having a source, drain and insulated gate electrode, the source electrode of the alterable threshold field effect read transistor connected to the drain electrode of the fixed threshold field effect storage transistor for reading binary information, which exists as either a charge or no charge on the gate electrode of the fixed threshold field effect storage transistor prior to power being removed from said nonvolatile memory cell, and for nonvolatilely holding the binary information of the fixed threshold field effect storage transistor as one of two threshold voltages of the alterable threshold field effect read transistor as power is removed from said nonvolatile memory cell.
Claim 2
Dependent Claim
175 words
A nonvolatile memory cell, comprising: a. a fixed threshold field effect write transistor having a source, drain and insulated gate electrode; b. a fixed threshold field effect storage transistor having a source, drain and insulated gate electrode, the source electrode of the fixed threshold field effect write transistor connected to the gate electrode of the fixed threshold field effect storage transistor; and c. an alterable threshold field effect read transistor having a source, drain and insulated gate electrode, the source electrode of the alterable threshold field effect read transistor connected to the drain electrode of the fixed threshold field effect storage transistor for reading binary information, which exists as either a charge or no charge on the gate electrode of the fixed threshold field effect storage transistor prior to power being removed from said nonvolatile memory cell, and for nonvolatilely holding the binary information of the fixed threshold field effect storage transistor as one of two threshold voltages of the alterable threshold field effect read transistor as power is removed from said nonvolatile memory cell.
Claim 3
Dependent Claim
24 words
The nonvolatile memory cell of claim 1 wherein the alterable threshold field effect read transistor is an alterable threshold MNOS field effect read transistor.
Claim 4
Dependent Claim
24 words
The nonvolatile memory cell of claim 1 wherein the fixed threshold field effect write transistor is a fixed threshold MOS field effect write transistor.
Claim 5
Dependent Claim
24 words
The nonvolatile memory cell of claim 1 wherein the fixed threshold field effect storage transistor is a fixed threshold MOS field effect storage transistor.
Claim 6
Dependent Claim
57 words
The nonvolatile memory cell of claim 1 wherein a store data circuit is connectable to the gate electrode of the alterable threshold field effect read transistor as power is removed from said nonvolatile memory cell for nonvolatilely storing volatile binary information of the fixed threshold field effect storage transistor into the alterable threshold field effect read transistor.
Claim 7
Dependent Claim
59 words
The nonvolatile memory cell of claim 1 wherein a preset circuit is connectable to the gate electrode of the alterable threshold field effect read transistor when power is applied to said nonvolatile memory cell for presetting the threshold voltage of the alterable threshold field effect read transistor to a selected level in anticipation of nonvolatilely storing binary information therein.
Claim 8
Dependent Claim
75 words
The nonvolatile memory cell of claim 1 wherein a retrieve data circuit is connectable to the gate electrode of the alterable threshold field effect read transistor when power is reapplied to said nonvolatile memory cell for applying a retrieve gate voltage to said gate electrode to allow retrieval of nonvolatilely stored binary information of the alterable threshold field effect transistor and the placing of said binary information into said fixed threshold field effect storage transistor.
Claim 9
Dependent Claim
41 words
The nonvolatile memory cell of claim 7 having a differential amplifier connectable to the drain electrode of the alterable threshold field effect storage transistor to sense if the alterable threshold field effect transistor is conductive at a selected retrieve gate voltage.
Claim 10
Dependent Claim
9 words
An array of nonvolatile memory cells of claim 1.
Claim 11
Dependent Claim
14 words
An array of nonvolatile memory cells of claim 1 integrated into a semiconductor wafer.
Claim 12
Dependent Claim
60 words
The array of nonvolatile memory cells of claim 9 wherein a store data circuit is connectable to the gate electrodes of the alterable threshold field effect read transistors as power is removed from said array for nonvolatilely storing the volatile binary information of the fixed threshold field effect storage transistors into the alterable threshold field effect read transistors connected thereto.
Claim 13
Dependent Claim
59 words
The array of nonvolatile memory cells of claim 9 wherein a preset circuit is connectable to the gate electrodes of the alterable threshold field effect read transistors when power is applied to said array for presetting the threshold voltage of the alterable threshold field effect read transistors to a selected level in anticipation of nonvolatilely storing binary information therein.
Claim 14
Dependent Claim
77 words
The array of nonvolatile memory cells of claim 9 wherein a retrieve data circuit is connectable to the gate electrodes of the alterable threshold field effect read transistors when power is reapplied to said nonvolatile memory cells for applying a retrieve gate voltage to said gate electrodes to allow retrieval of nonvolatilely stored binary information of the alterable threshold field effect transistors and the placing of said binary information into said fixed threshold field effect storage transistors.