Patent US3760230A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3760230A Expired / Lapsed US ⏱️ 0.0 years remaining

High speed ac failure detector circuit

Assignee: Gould Inc
•
Filing: 1972-11-09
•
Granted: 1973-09-18
•
Expires: 1992-11-09
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A high speed AC failure detector circuit for detecting an AC power failure and producing an output signal upon the occurrence of such failure comprises an integrator circuit having an input and an output. The output of the integrator circuit is connected to the input of the integrator circuit in a manner whereby there is a 180* phase shift between the input and the output. A signal input is connected to the input of the integrator circuit. A potentiometer is connected between the input and the output of the integrator circuit. When a continuous AC signal is supplied to the signal input the resultant signal at the potentiometer is zero due to the 180* phase shift between the input and the output of second integrator circuit. When a discontinuity appears in an AC signal supplied to the signal input the resultant signal at the potentiometer is a sine wave. An output connected to the potentiometer fails to produce an output signal when the resultant signal at the potentiometer is zero and produces an output signal when the resultant signal at the potentiometer is other than zero.

Inventors

  • 👤 R Henderson

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-01 18:30
CPC Classifications
H; H02; H02H; H02H3/00; H02H3/24

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 192 words
A high speed AC failure detector circuit for detecting an AC power failure and producing an output signal upon the occurrence of such failure, said failure detector circuit comprising integrator circuit means having an input and an output connected to the input in a manner whereby there is a 180* phase shift between the input and the output; signal input means connected to the input of the integrator circuit means; potentiometer means connected between the input and the output of the integrator circuit means whereby when a continuous AC signal is supplied to the signal input means the resultant signal at the potentiometer means is zero due to the 180* phase shift between the input and the output of the integrator circuit means and when a discontinuity appears in an AC signal supplied to the signal input means the resultant signal at the potentiometer means is a sine wave; and output means connected to the potentiometer means for failing to produce an output signal when the resultant signal at the potentiometer means is zero and for producing an output signal when the resultant signal at the potentiometer means is other than zero.
Claim 2
Dependent Claim 192 words
A high speed AC failure detector circuit for detecting an AC power failure and producing an output signal upon the occurrence of such failure, said failure detector circuit comprising integrator circuit means having an input and an output connected to the input in a manner whereby there is a 180* phase shift between the input and the output; signal input means connected to the input of the integrator circuit means; potentiometer means connected between the input and the output of the integrator circuit means whereby when a continuous AC signal is supplied to the signal input means the resultant signal at the potentiometer means is zero due to the 180* phase shift between the input and the output of the integrator circuit means and when a discontinuity appears in an AC signal supplied to the signal input means the resultant signal at the potentiometer means is a sine wave; and output means connected to the potentiometer means for failing to produce an output signal when the resultant signal at the potentiometer means is zero and for producing an output signal when the resultant signal at the potentiometer means is other than zero.
Claim 3
Dependent Claim 65 words
A high speed AC failure detector circuit as claimed in claim 1, wherein the integrator circuit means comprises first and second integrators each having an input and an output, the output of the first integrator being connected to the input of the second integrator and wherein the potentiometer means is connected between the input of the first integrator and the output of the second integrator.
Claim 4
Dependent Claim 24 words
A high speed AC failure detector circuit as claimed in claim 2, wherein each of the first and second integrators comprises an operational amplifier.
Claim 5
Dependent Claim 83 words
A high speed AC failure detector circuit as claimed in claim 2, wherein the output means comprises amplifier means having an input connected to the potentiometer means and an output and a pulse circuit connected to the output of the amplifier means whereby when the resultant signal at the potentiometer means is other than zero the amplifier means produces an output signal pulse of either polarity and the pulse circuit converts the output signal pulse to a positive pulse of a predetermined level.
Claim 6
Dependent Claim 20 words
A high speed AC failure detector circuit as claimed in claim 4, wherein the amplifier means comprises an operational amplifier.
Claim 7
Dependent Claim 58 words
A high speed AC failure detector circuit as claimed in claim 4, wherein the potentiometer means comprises a variable resistor having one end connected to the input of the first integrator and another end connected to the output of the second integrator, the variable resistor having a movable contact tap connected to the input of the amplifier means.
Claim 8
Dependent Claim 46 words
A high speed AC failure detector circuit as claimed in claim 6, further comprising a Schmitt trigger circuit having an input connected to the output of the amplifier means and an output for converting the positive pulses produced by the amplifier means to square wave pulses.

References Cited (Backward Citations)

US3201592A Cited
US3337742A Cited
US3409783A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1976-09-17 1977-03-19 1977-09-18 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1980-09-17 1981-03-19 1981-09-18 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1984-09-17 1985-03-19 1985-09-18 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag