Patent US3757156A successfully refreshed from Google Patents.
US3757156A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Video signal brightness control circuit arrangement
Assignee: Fried Krupp AG
•
Filing: 1971-10-22
•
Granted: 1973-09-04
•
Expires: 1991-10-22
Abstract
Abstract A circuit arrangement for processing a sequence of video signals containing useful and interfering components, particularly received ranging signals, for display on a cathode-ray tube. The received video signals are fed via two parallel channels to a correlator. The video signals are unaltered in one of the channels while in the other channel the extended time average of the video signals is formed. The correlator forms the logarithm of the correlation of the two input signals thereto and the output signal thereof is used as the brightness control signal for the cathod-ray tube. A constant background brightness signal is preferably additively superimposed on the output signal from the correlator.
Inventors
- 👤 D Mueller
- 👤 H Wulf
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 18:48
CPC Classifications
G; G01; G01S; G01S7/00; G01S7/02; G01S7/28; G01S7/285; G01S7/292; G01S7/2921
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
148 words
A circuit arrangement for processing a sequence of received video signals containing useful and noise components, particularly received ranging signals, for display of a panorama or partial panorama image on the screen of a cathode-ray tube, comprising: a video signal receiver; a signal processing means coupled to the output of said receiver for providing an output signal which is the extended time average of the received video signals (V(t)); correlating means, responsive to the output signal from said receiver and the output signal of said signal processing means, for providing an output signal (H) which is the logarithm of the quotient of said video signals (V(t)) and said output signal (Al) from said signal processing means; and means connecting the output of said correlating means to the brightness control of said cathode-ray tube whereby said output signal (H) serves as the brightness control signal for said cathode-ray tube.
Claim 2
Dependent Claim
148 words
A circuit arrangement for processing a sequence of received video signals containing useful and noise components, particularly received ranging signals, for display of a panorama or partial panorama image on the screen of a cathode-ray tube, comprising: a video signal receiver; a signal processing means coupled to the output of said receiver for providing an output signal which is the extended time average of the received video signals (V(t)); correlating means, responsive to the output signal from said receiver and the output signal of said signal processing means, for providing an output signal (H) which is the logarithm of the quotient of said video signals (V(t)) and said output signal (Al) from said signal processing means; and means connecting the output of said correlating means to the brightness control of said cathode-ray tube whereby said output signal (H) serves as the brightness control signal for said cathode-ray tube.
Claim 3
Dependent Claim
74 words
The circuit arrangement defined in claim 1 wherein said received video signals are ranging signals; wherein a directional receiving scanning circuit means is provided whose input is connected to the output of a transmitting-receiving circuit and at whose output said video signals appear as amplitude modulated direct voltage signals, the output of said direction scanning circuit means being connected to the input of said signal processing means and one input of said correlating means.
Claim 4
Dependent Claim
41 words
The circuit arrangement defined in claim 1 wherein said means for connecting said output signal (H) to the brightness control of said cathode-ray tube includes means for additively superimposing an adjustable background brightness signal (G) on said brightness control signal (H).
Claim 5
Dependent Claim
53 words
The circuit arrangement defined in claim 1 wherein said correlating means comprises: quotient forming means for forming an output signal which is the quotient of said video signal (V(t)) and said output signal (A1) from said signal processing means; and, a logarithm forming stage connected to the output of said quotient forming means.
Claim 6
Dependent Claim
70 words
The circuit arrangement defined in claim 1 wherein said correlating means comprises: first and second logarithm forming stages, one of said logarithm forming stages having its input connected to the output of said signal processing means and the other of said logarithm forming stages having its input connected to the output of said receiver; and, a difference circuit connected to the outputs of said first and second logArithm forming stages.
Claim 7
Dependent Claim
41 words
The circuit arrangement defined in claim 2 wherein said means for connecting said output signal (H) to the brightness control of said cathode-ray tube includes means for additively superimposing an adjustable background brightness signal (G) on said brightness control signal (H).
Claim 8
Dependent Claim
53 words
The circuit arrangement defined in claim 6 wherein said correlating means comprises: quotient forming means for forming an output signal which is the quotient of said video signal (V(t)) and said output signal (A1) from said signal processing means; and, a logarithm forming stage connected to the output of said quotient forming means.
Claim 9
Dependent Claim
73 words
The circuit arrangement defined in claim 6 wherein said correlating means comprises: first and second logarithm forming stages, one of said logarithm forming stages having its input connected to the output of said signal processing means and the other of said logarithm forming stages having its input connected to the output of said directional receiving scanning circuit; and, a difference circuit connected to the outputs of said first and second logarithm forming stages.
Claim 10
Dependent Claim
25 words
The circuit arrangement defined in claim 1 wherein said signal processing means includes means for integrating said video signals over an extended period of time.
References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1976-09-03 | 1977-03-05 | 1977-09-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1980-09-03 | 1981-03-05 | 1981-09-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1984-09-03 | 1985-03-05 | 1985-09-04 | $7700.00 | Window Closed / Lapsed |