Patent US3753127A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3753127A Expired / Lapsed US ⏱️ 0.0 years remaining

Pseudosynchronous counter

Assignee: Singer Co
•
Filing: 1971-12-27
•
Granted: 1973-08-14
•
Expires: 1991-12-27
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The disclosure describes a counter which uses ripple counters but still provides a synchronous output through the use of a buffer stage which is loaded at the end of a clock pulse at which time the count will have settled is shown. Additional stages are provided with inputs from a gate enabled by a count of all ones in the previous buffer to permit the total settling time to equal that of one stage.

Inventors

  • 👤 J Rowe

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-31 13:31
CPC Classifications
H; H03; H03K; H03K23/00; H03K23/58; H03K21/00; H03K21/08; H03K21/12

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 92 words
A digital counter having outputs which change synchronously, which counter comprises: a. an n staGe ripple counter arranged to advance in count on the leading edge of an input count pulse said counter having a maximum settling time less than the duration of said pulse; b. an n stage register having its individual inputs connected to the individual outputs of said counter; and c. means to gate the outputs of said counter into said register on the trailing edge of said input pulse whereby the outputs of said register will change synchronously.
Claim 2
Dependent Claim 92 words
A digital counter having outputs which change synchronously, which counter comprises: a. an n staGe ripple counter arranged to advance in count on the leading edge of an input count pulse said counter having a maximum settling time less than the duration of said pulse; b. an n stage register having its individual inputs connected to the individual outputs of said counter; and c. means to gate the outputs of said counter into said register on the trailing edge of said input pulse whereby the outputs of said register will change synchronously.
Claim 3
Dependent Claim 53 words
The invention according to claim 1 wherein said count pulses are positive, wherein said register is enabled when a positive level is applied to an enabling input, and wherein said means to gate comprises an inverter having said clock pulse as its input and having its output connected to said register enabling input.
Claim 4
Dependent Claim 72 words
The invention according to claim 1 and further including: a. an m stage second ripple counter; b. an m stage second register having its inputs connected thereto and to said means to gate; c. means to provide an enabling signal when the register outputs for all said n stages are ones; and d. means to AND said enabling signal with said input count pulse to provide an input of said second counter.
Claim 5
Dependent Claim 59 words
The invention according to claim 3 wherein said means to provide an enabling signal comprises a gate having an output at a first level when all inputs are at one level and an output at a second level when any input is at another level, said gate having its inputs connected to the outputs of said n stage register.
Claim 6
Dependent Claim 126 words
The invention according to claim 4 wherein said gate is a NAND gate which will have a low output when all of said inputs are high, said means to AND are a NOR gate having a high output when neither input is high and having the output of said NAND gate as one input, and further including an inverter having its input connected to said count pulse and its output to said other NOR gate input, the output of said NOR gate being connected to said second counter input whereby a low input from said NAND gate and an inverted count pulse which is also low will cause a high pulse output from said NOR gate to provide a count pulse to said second group counter.

References Cited (Backward Citations)

US3137818A Cited
US3238462A Cited
US3453551A Cited
US3670151A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1976-08-13 1977-02-12 1977-08-14 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1980-08-13 1981-02-12 1981-08-14 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1984-08-13 1985-02-12 1985-08-14 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag