← Back to Patent Explorer
US3750107A Expired / Lapsed US ⏱️ 0.0 years remaining

Method and system for processing characters on a real time basis

Assignee: SCI TEK Inc
•
Filing: 1971-10-27
•
Granted: 1973-07-31
•
Expires: 1991-10-27
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract There is described herein a real time method and system for transferring characters between several user terminals, operating at different character transfer speeds, and a central processing unit. The characters are transmitted between the user terminals and the central processing unit on a multiplexed basis and are individually examined upon receipt at the central processing unit. Output timing patterns, capable of operating into the several user terminals through the multiplexer, as determined by the input examination, are stored in the central unit for each user terminal. The characters after processing are transmitted back to the appropriate user terminal under the control of an appropriate output timing pattern which synchronizes the transmission with the user terminal operating speed. This output timing pattern is held in a shift register and shifted out bit by bit to control the transmission or non-transmission of a character. If no transmission is indicated an idle character is sent. Upon completion of the shifting process for the desired number of characters, the residue remaining in the shift register is examined and utilized to control what new timing pattern is reintroduced into the shift register for transmission of the next character to that particular user terminal. A counter is decremented with the transmission of each character to control the number of shift pulses applied to the shift register.

Inventors

  • 👤 J Pyne

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 22:14
CPC Classifications
H; H04; H04L; H04L5/00; H04L5/02; G; G06; G06F; G06F13/00; G06F13/38; G06F13/382; G06F13/385; H04L25/00; H04L25/02; H04L25/0262

Claims Analysis

Total Claims: 13
Claim 1
Independent Claim 161 words
A method of processing characters of information representations on a real time basis in a data processing unit for transfer to and from first and second data terminals having corresponding first and second different character handling rates, through a time division multiplexer having a third character handling rate different from said first and second rates which multiplexes characters from said terminals for transfer to said unit and demultiplexes characters from said unit for transfer to said terminals, comprising the steps of: storing output timing pattern representations interrelating the third rate with each of said first and second rates, examining each incoming character to determine its data terminal of origin, processing the characters from each said terminal in said unit to provide processed characters and transferring said processed characters back to respective one of said terminals through said multiplexer under the control of corresponding ones of said stored timing patterns, whereby the transfer rate changes necessary to accommodate said terminals are made.
Claim 2
Independent Claim 161 words
A method of processing characters of information representations on a real time basis in a data processing unit for transfer to and from first and second data terminals having corresponding first and second different character handling rates, through a time division multiplexer having a third character handling rate different from said first and second rates which multiplexes characters from said terminals for transfer to said unit and demultiplexes characters from said unit for transfer to said terminals, comprising the steps of: storing output timing pattern representations interrelating the third rate with each of said first and second rates, examining each incoming character to determine its data terminal of origin, processing the characters from each said terminal in said unit to provide processed characters and transferring said processed characters back to respective one of said terminals through said multiplexer under the control of corresponding ones of said stored timing patterns, whereby the transfer rate changes necessary to accommodate said terminals are made.
Claim 3
Dependent Claim 63 words
A method according to claim 1 which includes the additional steps of: storing output timing count representations corresponding to respective ones of said patterns denoting the number of said pattern representations that are to be checked, and testing sequentially according to said count representations each of said pattern representations, and selectively transferring, according to said testing, said processed characters back to said terminals.
Claim 4
Dependent Claim 47 words
A method according to claim 2 which includes the addtional steps of: testing the residue of said pattern representations after said number of pattern representations have been checked, and selecting another one of said stored output timing pattern for controlling said transfer in accordance with said residue.
Claim 5
Dependent Claim 37 words
A method according to claim 2 wherein the pattern representations are tested by storing said pattern representations in a shift register and shifting said representations out of said shift register for testing one representation at a time.
Claim 6
Dependent Claim 23 words
A method according to claim 2 wherein a non-character representation is transferred back to one of said termials when no transfer is indicated.
Claim 7
Independent Claim 222 words
A system for processing character representations on a real time basis in a data processing unit, said representations being transferred to and from first and second terminals having corresponding first and second different character handling rates through a time division multiplexer having a third character handling rate different from said first and second rates, said multiplexer being adapted to multiplex representations from said terminals for transfer to said unit and to demultiplex characters from said unit for transfer to said terminals, said system comprising: first and second character storage units for storing representations of characters transferred from each of said terminals in respective ones of said units, first and second line status storage units for storing information relating to the character handling rates of corresponding ones of said terminals, a terminal output storage unit for storing timing pattern representations corresponding to the character transfer rates of different ones of said terminals, test means responsive to said line status storage units for testing each character transferred to said processing unit, gate means cOupled to said terminal storage unit and responsive to said test means for transferring timing pattern representations to one of said line status storage units, and transfer means responsive to one of said line status storage units timing pattern representations for transferring processed characters to said multiplexer at the proper rate.
Claim 8
Independent Claim 222 words
A system for processing character representations on a real time basis in a data processing unit, said representations being transferred to and from first and second terminals having corresponding first and second different character handling rates through a time division multiplexer having a third character handling rate different from said first and second rates, said multiplexer being adapted to multiplex representations from said terminals for transfer to said unit and to demultiplex characters from said unit for transfer to said terminals, said system comprising: first and second character storage units for storing representations of characters transferred from each of said terminals in respective ones of said units, first and second line status storage units for storing information relating to the character handling rates of corresponding ones of said terminals, a terminal output storage unit for storing timing pattern representations corresponding to the character transfer rates of different ones of said terminals, test means responsive to said line status storage units for testing each character transferred to said processing unit, gate means cOupled to said terminal storage unit and responsive to said test means for transferring timing pattern representations to one of said line status storage units, and transfer means responsive to one of said line status storage units timing pattern representations for transferring processed characters to said multiplexer at the proper rate.
Claim 9
Dependent Claim 57 words
A system according to claim 6 wherein said line status units include: shift register means to shift said timing pattern representations sequentially bit by bit, each bit corresponding to a stored character to be transferred to said multiplexer, detector means for sensing each of said bit representations, and said transfer means being responsive to said detector means.
Claim 10
Dependent Claim 30 words
A system according to claim 7 which includes a non-character representation generating means responsive to said detector means for controlling the transfer of a character or non-character to said multiplexer.
Claim 11
Dependent Claim 71 words
A system according to claim 7 wherein said line status storage unit includes output timing counting means for storing the number of valid timing pattern representations to be detected, said terminal output storage unit storing a representation of said number for each terminal type, means for transferring said stored number representations to said counting means, and means coupled to the counting means for decrementing the count one for each character transferred.
Claim 12
Dependent Claim 50 words
A system according to claim 9 which includes an additional zero detecting means coupled to the counting means for determining when a zero count is reached, and means responsive to said zero count for transferring a new output timing pattern from said output terminal unit to said shift register means.
Claim 13
Dependent Claim 39 words
A system according to claim 10 which includes a residue detector for said shift register, and means responsive to the detection of a zero residue for transferring a new timing pattern to one of said line status storage units.

References Cited (Backward Citations)

US3308439A Cited
US3298001A Cited
US3473156A Cited
US3337855A Cited
US3510843A Cited
US3571806A Cited
US3569943A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1976-07-30 1977-01-29 1977-07-31 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1980-07-30 1981-01-29 1981-07-31 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1984-07-30 1985-01-29 1985-07-31 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag