Patent US1994660A successfully refreshed from Google Patents.
Patent US3746995A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3746995A Expired / Lapsed US ⏱️ 0.0 years remaining

Digital demodulator for phase-modulated data transmission systems

Assignee: AT&T Inc
•
Filing: 1971-11-17
•
Granted: 1973-07-17
•
Expires: 1991-11-17
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A digital demodulator for phase-modulated data transmission systems in which data are encoded as discrete phase changes between synchronous sampling instants employs a high-frequency counter with a predetermined number of counts between sampling instants. At each sampling instant the state of the counter is read out into a register in coincidence with the next occurring transition in the received signal. Thereafter, the counter is reset to a reference condition whereby at each sampling instant the state of the counter is proportional to the differential phase change between sampling instants on which the data are encoded. Parallel-to-serial conversion of the most significant counter states restores the transmitted data.

Inventors

  • 👤 H Schroeder
  • 👤 J Sheehan

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-25 15:23
CPC Classifications
H; H04; H04L; H04L27/00; H04L27/18; H04L27/22; H04L27/233; H04L27/2335; H04L27/2337

Claims Analysis

Total Claims: 11
Claim 1
Independent Claim 106 words
In a synchronous differentially coherent phase-modulation data transmission system a demodulator at the receiver therefor comprising means for detecting transitions in a received signaling wave whose changes in phase between synchronous signaling intervals encode data, a high-frequency counter whose full count is coextensive with one cycle of said signaling wave, means responsive to said transition detecting means for resetting said counter to a reference condition at a predetermined portion of each signaling interval, and means for reading out the state of said counter just prior to the operation of said resetting means as a measure of the phase change in said signaling wave between signaling intervals.
Claim 2
Dependent Claim 106 words
In a synchronous differentially coherent phase-modulation data transmission system a demodulator at the receiver therefor comprising means for detecting transitions in a received signaling wave whose changes in phase between synchronous signaling intervals encode data, a high-frequency counter whose full count is coextensive with one cycle of said signaling wave, means responsive to said transition detecting means for resetting said counter to a reference condition at a predetermined portion of each signaling interval, and means for reading out the state of said counter just prior to the operation of said resetting means as a measure of the phase change in said signaling wave between signaling intervals.
Claim 3
Dependent Claim 33 words
The demodulator defined in claim 1 in combination with means for translating said received signaling wave to a relatively high intermediate frequency to provide a plurality of zero-crossing transitions for each signaling interval.
Claim 4
Dependent Claim 25 words
The demodulator defined in claim 1 and means for interrupting the operation of said counter prior to resetting for a preselected interval to facilitate readout.
Claim 5
Dependent Claim 43 words
The demodulator defined in claim 1 in which said counter comprises a precision oscillator of fixed frequency harmonically related by an integral power of two to the frequency of said signaling wave and a multistage binary frequency divider in tandem with said oscillator.
Claim 6
Dependent Claim 38 words
The demodulator defined in claim 1 in which said resetting means discriminates between positive- and negative-going transitions in said signaling wave and inverts the most significant output of said counter upon readout responsive to a preselected transition polarity.
Claim 7
Dependent Claim 220 words
In a data transmission system which encodes digital data as discrete phase differences between successive signaling intervals of a carrier wave, a receiver comprising means for translating said carrier wave to an intermediate-frequency wave providing a plurality of zero-crossing transitions for each signaling interval; means for detecting the instant of occurrence and polarity of zero-crossing transitions in said intermediate-frequency wave at a preselected sampling time within each signaling interval; means for generating a high-frequency wave whose frequency is harmonicallY related to said intermediate frequency by a power of two; a binary counter having a plurality of stages each capable of assuming a first and second state, the condition of the terminal stage of said counter corresponding to inversions of said phase differences; means normally gating said generating means to said binary counter; means operative at said sampling times to disable said gating means for a predetermined interval; register means capable of storing the states of a plurality of stages of said binary counter; means operative at said sampling times and responsive to the polarity of the transition in said intermediate-frequency wave for transferring the actual condition or the binary complement thereof from said binary counter to said register means; and means operative at said sampling times to reset said counter to a reference condition and to enable said gating means.
Claim 8
Dependent Claim 220 words
In a data transmission system which encodes digital data as discrete phase differences between successive signaling intervals of a carrier wave, a receiver comprising means for translating said carrier wave to an intermediate-frequency wave providing a plurality of zero-crossing transitions for each signaling interval; means for detecting the instant of occurrence and polarity of zero-crossing transitions in said intermediate-frequency wave at a preselected sampling time within each signaling interval; means for generating a high-frequency wave whose frequency is harmonicallY related to said intermediate frequency by a power of two; a binary counter having a plurality of stages each capable of assuming a first and second state, the condition of the terminal stage of said counter corresponding to inversions of said phase differences; means normally gating said generating means to said binary counter; means operative at said sampling times to disable said gating means for a predetermined interval; register means capable of storing the states of a plurality of stages of said binary counter; means operative at said sampling times and responsive to the polarity of the transition in said intermediate-frequency wave for transferring the actual condition or the binary complement thereof from said binary counter to said register means; and means operative at said sampling times to reset said counter to a reference condition and to enable said gating means.
Claim 9
Dependent Claim 99 words
In a synchronous differentially coherent phase-modulation data transmission system the method of demodulating the received data signal wave comprising the steps of detecting transitions in said received data signal wave whose changes in phase between signaling intervals encode data, continuously generating a repetitive counting sequence whose length is coextensive with one cycle of said signal wave, interrupting said counting sequence at a predetermined portion of each signaling interval, recording the state of said counting sequence immediately following said interruption, and resetting said counting sequence to a reference condition at the termination of said predetermined portion of each signaling interval.
Claim 10
Dependent Claim 99 words
In a synchronous differentially coherent phase-modulation data transmission system the method of demodulating the received data signal wave comprising the steps of detecting transitions in said received data signal wave whose changes in phase between signaling intervals encode data, continuously generating a repetitive counting sequence whose length is coextensive with one cycle of said signal wave, interrupting said counting sequence at a predetermined portion of each signaling interval, recording the state of said counting sequence immediately following said interruption, and resetting said counting sequence to a reference condition at the termination of said predetermined portion of each signaling interval.
Claim 11
Dependent Claim 46 words
The method of claim 7 including a further preliminary step of translating the frequency of the baseband wave on which data signals were originally encoded to a higher intermediate frequency to increase substantially the numbers of transitions for each signaling interval in said data signal wave.

References Cited (Backward Citations)

US3401339A Cited
US3505470A Cited
US3571712A Cited
US3633956A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1976-07-16 1977-01-15 1977-07-17 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1980-07-16 1981-01-15 1981-07-17 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1984-07-16 1985-01-15 1985-07-17 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag