Patent US3735270A successfully refreshed from Google Patents.
US3735270A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Delayed pulse generator
Assignee: United States Department of the Navy
•
Filing: 1972-03-20
•
Granted: 1973-05-22
•
Expires: 1992-03-20
Abstract
Abstract A delayed pulse signal of a predetermined pulse width is obtained by having a free running clocking pulse generator provide a series of pulses to a first shift register. The first shift register provides a time delay for a predetermined number of pulses before supplying the delayed pulse signal and an enabling signal to a second shift register. The second shift register provides a time delay for a predetermined number of pulses and then supplies an output signal that inhibits the clock and at the same time inhibits the delayed pulse by resetting the first shift register.
Inventors
- 👤 G Holub
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-06 12:47
CPC Classifications
H; H03; H03K; H03K5/00; H03K5/13; H03K5/135
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
82 words
A delayed pulse width generator comprising: a free running clock providing a first plurality of pulses; pulse generating means connected to receive said first plurality of pulses for providing a delayed pulse of a predetermined pulse width; timing means connected to receive said delayed pulse and said first plurality of pulses for providing an inhibiting signal to said free running clock and said pulse generating means upon the coincidence of said delayed pulse and a predetermined number of said plurality of pulses.
Claim 2
Dependent Claim
82 words
A delayed pulse width generator comprising: a free running clock providing a first plurality of pulses; pulse generating means connected to receive said first plurality of pulses for providing a delayed pulse of a predetermined pulse width; timing means connected to receive said delayed pulse and said first plurality of pulses for providing an inhibiting signal to said free running clock and said pulse generating means upon the coincidence of said delayed pulse and a predetermined number of said plurality of pulses.
Claim 3
Dependent Claim
37 words
A delayed pulse width generator according to claim 1 wherein said free running clock further comprises: a first NAND gate; and a plurality of inverter amplifiers serially connected to said first NAND gate and to each other.
Claim 4
Dependent Claim
20 words
A delayed pulse width generator according to claim 2 wherein said plurality of inverter amplifiers are identical to each other.
Claim 5
Dependent Claim
22 words
A delayed pulse width generator according to claim 3 wherein said pulse generating means further comprises a first four bit shift register.
Claim 6
Dependent Claim
24 words
A delayed pulse width generator according to claim 4 wherein said first four bit shift register further comprises a plurality of J-K flip flops.
Claim 7
Dependent Claim
106 words
A delayed pulse width generator according to claim 5 wherein said timing means further comprises: gating means connected to receive said first plurality of pulses and said delayed pulse for providing a second plurality of pulses of opposite polarity to said first plurality of pulses upon the coincidence of said delayed pulse and said first plurality of pulses; and a second four bit shift register connected to said gating means, said free running clock and said pulse generating means for providing an inhibiting signal to said free running clock and said pulse generating means upon receipt of a predetermined number of said second plurality of pulses.
Claim 8
Dependent Claim
25 words
A delayed pulse width generator according to claim 6 wherein said gating means further comprises a second NAND gate identical to said first NAND gate.
Claim 9
Dependent Claim
25 words
A delayed pulse width generator according to claim 7 wherein said second four bit shift register is identical to said first four bit shift register.
References Cited (Backward Citations)
US3461321A
Cited
US3629710A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1976-05-21 | 1976-11-20 | 1977-05-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1980-05-21 | 1980-11-20 | 1981-05-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1984-05-21 | 1984-11-20 | 1985-05-22 | $7700.00 | Window Closed / Lapsed |