Patent US3731302A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3731302A Expired / Lapsed US ⏱️ 0.0 years remaining

Digital/analog conversion system

Assignee: Applied Automation Inc
•
Filing: 1970-09-14
•
Granted: 1973-05-01
•
Expires: 1990-09-14
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A general purpose computer is utilized for analog to digital conversion by utilizing a switch and ladder network which cooperates with a comparison circuit and a gate to perform a conversion subroutine in the computer. Several analog inputs can be successively converted to digital form and stored in core memory. These input values, or computed values, can further be transferred to analog storage units for recording, by utilization of multiplexer switches having their output selection logic controlled by the computer program.

Inventors

  • 👤 H Neer

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 03:28
CPC Classifications
G; G06; G06J; G06J1/00; H; H03; H03M; H03M1/00; H03M1/12; H03M1/1205; H03M1/34; H03M1/38

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 242 words
A digital/analog conversion system comprising: a general purpose computer having an internal accumulator providing a digital output, and an integral programming means, said programming means being programmed to successively enter by a plurality of first steps individual ones of a corresponding plurality of digits in said accumulator in the order of their significance and to subsequently clear in a corresponding plurality of second steps alternating with said plurality of first steps individual ones of said plurality of digits from said accumulator in the order of their significance, and a skip bus connected to said programming means and being selectively actuatable to cause the skipping of individual ones of said plurality of second steps to thereby leave the corresponding digit in said accumulator and to proceed to the next one of said plurality of first steps; a switch and ladder network external to said computer and connected to the digital outpUt of said accumulator to provide an analog output signal representative thereof; a comparator external to said computer and connected to the output of said switch and ladder network to produce a comparator output representative of the difference between the switch and ladder analog output signal and an analog input signal; and a gate connecting the comparator output to said skip bus to cause the skipping of the respective second step of clearing a digit from said accumulator when said analog input signal is greater than said switch and ladder analog output signal.
Claim 2
Dependent Claim 242 words
A digital/analog conversion system comprising: a general purpose computer having an internal accumulator providing a digital output, and an integral programming means, said programming means being programmed to successively enter by a plurality of first steps individual ones of a corresponding plurality of digits in said accumulator in the order of their significance and to subsequently clear in a corresponding plurality of second steps alternating with said plurality of first steps individual ones of said plurality of digits from said accumulator in the order of their significance, and a skip bus connected to said programming means and being selectively actuatable to cause the skipping of individual ones of said plurality of second steps to thereby leave the corresponding digit in said accumulator and to proceed to the next one of said plurality of first steps; a switch and ladder network external to said computer and connected to the digital outpUt of said accumulator to provide an analog output signal representative thereof; a comparator external to said computer and connected to the output of said switch and ladder network to produce a comparator output representative of the difference between the switch and ladder analog output signal and an analog input signal; and a gate connecting the comparator output to said skip bus to cause the skipping of the respective second step of clearing a digit from said accumulator when said analog input signal is greater than said switch and ladder analog output signal.
Claim 3
Dependent Claim 118 words
In the system of claim 1, means for feeding analog input signals successively to said comparator in timed relation whereby the output of said accumulator successively represents the digital value of said signals, a plurality of analog output storage units; a multiplexer switch arranged to connect the output of said switch and ladder network selectively to said storage units; said general purpose computer having means for producing a timing signal identifying the completion of the conversion of one of said analog input signals to the corresponding digital value; and means responsive to said timing signal to actuate said multiplexer switch, thereby connecting a respective one of said storage units to the output of said switch and ladder network.
Claim 4
Dependent Claim 20 words
The system of claim 1 wherein said gate is actuated by a timing signal produced by said general purpose computer.
Claim 5
Dependent Claim 47 words
The system of claim 3 wherein said comparator is a high speed difference amplifier which compares two input voltages and indicates which is the more negative, and said gate comprises two diodes, a transistor inverter and leads connecting a common terminal of said diodes to said inverter.
Claim 6
Dependent Claim 60 words
The system of claim 4 wherein said switch and ladder network comprises an output terminal, a plurality of series resistors connected to said terminal, a unit comprising a resistance and a double-pole switch connected to each terminal of said resistors, one terminal of each switch being grounded, and leads connecting the other terminal of each switch to an input terminal.

References Cited (Backward Citations)

US3504164A Cited
US3505668A Cited
US3540037A Cited
US3596266A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1976-04-30 1976-10-30 1977-05-01 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1980-04-30 1980-10-30 1981-05-01 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1984-04-30 1984-10-30 1985-05-01 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag