← Back to Patent Explorer
US3725928A Expired / Lapsed US ⏱️ 0.0 years remaining

Digitally controlled weight adjustment system

Assignee: Bendix Corp
•
Filing: 1971-03-31
•
Granted: 1973-04-03
•
Expires: 1991-03-31
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A hyperplane radar signature recognizer consists of a delay line through which a radar signature which is to be classified is propagated. The delay line includes a plurality of time spaced taps at which time spaced points on the radar signature are sampled. Each delay line tap is sampled through an associated electrically controlled weight with the weighted samples being summed to provide a measure of signal classification. The electrically controlled weights are controlled by propagating through the delay line prior to the receipt of the radar signature an amplitude standardized pulse. With all weights disabled so as to present an open circuit to the aforementioned summing network the weights are enabled one at a time in turn, and the output from the summing network compared against a desired weight value. The electrically controlled weight is then adjusted until its value is equal to the desired value. After all the electrically controlled weights have been set to their desired values the signature recognizer is ready to receive the radar signature. The timing logic circuit required to program the adjustment of the electrically controlled weights is also disclosed.

Inventors

  • 👤 E Klimchak
  • 👤 E Rosenbaum

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-31 23:47
CPC Classifications
G; G01; G01S; G01S7/00; G01S7/02; G01S7/41; G01S7/411; G01S7/412; G06; G06F; G06F18/00; G06F18/20; G06F18/24; G06F18/245; G06F18/2451; G06V; G06V10/00; G06V10/94; G06V10/955

Claims Analysis

Total Claims: 13
Claim 1
Independent Claim 144 words
In a radar signature recognizer which includes: a delay line having a plurality of output taps; a summing network having an output terminal; a plurality of controlled weights, one associated with each said output tap, each said controlled weight being connected between its associated output tap and said summing network; an improvement consisting of means for adjusting said controlled weights comprising: first means for storing in predetermined order the desired value of each of said controlled weight; second means for propagating a standardized amplitude signal through said delay line; third means for activating said controlled weights in a predetermined sequence, one at a time; fourth means comparing the resultant signals at said summing network output terminal with the desired value of the activated controlled weight for generating an error signal; and, fifth means responsive to said error signal for adjusting the activated controlled weight.
Claim 2
Dependent Claim 144 words
In a radar signature recognizer which includes: a delay line having a plurality of output taps; a summing network having an output terminal; a plurality of controlled weights, one associated with each said output tap, each said controlled weight being connected between its associated output tap and said summing network; an improvement consisting of means for adjusting said controlled weights comprising: first means for storing in predetermined order the desired value of each of said controlled weight; second means for propagating a standardized amplitude signal through said delay line; third means for activating said controlled weights in a predetermined sequence, one at a time; fourth means comparing the resultant signals at said summing network output terminal with the desired value of the activated controlled weight for generating an error signal; and, fifth means responsive to said error signal for adjusting the activated controlled weight.
Claim 3
Dependent Claim 28 words
The improvement of claim 1 wherein said fourth means includes clock means for synchronizing the operation of said fourth means with said first, second, third and fifth means.
Claim 4
Dependent Claim 60 words
The improvement of claim 2 wherein said first means comprises shift register means for storing in digital form information related to the desired value of each said controlled weight, said shift register means being responsive to said clock means for strobing said desired values from said shift register means in said predetermined order synchronously with operation of said third means.
Claim 5
Dependent Claim 44 words
The improvement of claim 3 with additionally a plurality of means responsive to information strobed from said shift register means for inverting or non-inverting a signal passing therethrough, one of said latter means being connected between each said controlled weight and said summing network.
Claim 6
Dependent Claim 18 words
The improvement of claim 1 wherein said plurality of controlled weights comprise a plurality of adjustable electrical resistances.
Claim 7
Dependent Claim 74 words
The improvement of claim 1 wherein each of said plurality of controlled weights comprises: a field effect transistor having a source-drain circuit connected between the controlled weight associated delay line output tap and said summing network, and a gate electrode; a capacitor having a first plate connected to said gate electrode and a second plate; and switching means responsive to said third means for selectively applying first and second voltages on said second plate.
Claim 8
Dependent Claim 186 words
In a radar signature recognizer which includes: means for delaying a signal propagated therethrough including a plurality of time spaced output taps; means for summing electrical signals applied thereto and including an output terminal upon which first signals related to the sum of said electrical signals is generated; and a plurality of adjustable resistance means, one associated with each said output tap, connected between its associated output tap and said means for summing; an improvement consisting of means for adjusting said resistance means comprising: a source of clock pulses; first means for propagating an amplitude standardized signal through said means for delaying; second means responsive to said clock pulses for generating in predetermined order information related to the desired value of each said resistance means; third means responsive to said clock pulses for activating said resistance means in a predetermined sequence one at a time synchronously with the generation of information related to the desired value of the activated resistance means; and, fourth means comparing said first signals with said information for generating an error signal, the activated resistance means being responsive to said error signal.
Claim 9
Dependent Claim 186 words
In a radar signature recognizer which includes: means for delaying a signal propagated therethrough including a plurality of time spaced output taps; means for summing electrical signals applied thereto and including an output terminal upon which first signals related to the sum of said electrical signals is generated; and a plurality of adjustable resistance means, one associated with each said output tap, connected between its associated output tap and said means for summing; an improvement consisting of means for adjusting said resistance means comprising: a source of clock pulses; first means for propagating an amplitude standardized signal through said means for delaying; second means responsive to said clock pulses for generating in predetermined order information related to the desired value of each said resistance means; third means responsive to said clock pulses for activating said resistance means in a predetermined sequence one at a time synchronously with the generation of information related to the desired value of the activated resistance means; and, fourth means comparing said first signals with said information for generating an error signal, the activated resistance means being responsive to said error signal.
Claim 10
Dependent Claim 46 words
The improvement of claim 7 wherein said second means comprises a shift register means for storing in binary format the desired value of each said resistance means, said shift register means being responsive to said clock pulses for generating said desired values in said predetermined order.
Claim 11
Dependent Claim 77 words
The improvement of claim 7 wherein each said resistance means includes: a field effect transistor having a source-drain circuit connected between its associated output tap and said means for summing, and a gate electrode; a capacitor having a first plate connected to said gate electrode and a second plate; switching means for selectively applying first and second voltages to said second plate; and, means responsive to said error signal for adjusting the voltage stored across said capacitor.
Claim 12
Dependent Claim 43 words
The improvement recited in claim 7 wherein said means for adjusting comprises: means responsive to said clock pulses for discharging the capacitors of all said resistance means; and, means responsive to said error signal for subsequently increasing the voltage stored across said capacitor.
Claim 13
Dependent Claim 52 words
The improvement of claim 7 wherein each said resistance means includes: an adjustable resistance having one end connected to its associated output tap and a second end; and an inverting and non-inverting amplifier responsive to said information, said amplifier being connected between said adjustable resistance second end and said means for summing.

References Cited (Backward Citations)

US3588895A Cited
US3636562A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1976-04-02 1976-10-02 1977-04-03 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1980-04-02 1980-10-02 1981-04-03 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1984-04-02 1984-10-02 1985-04-03 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag