Patent US3714460A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3714460A Expired / Lapsed US ⏱️ 0.0 years remaining

Exclusive or circuit

Assignee: AT&T Inc
•
Filing: 1971-09-10
•
Granted: 1973-01-30
•
Expires: 1991-09-10
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An exclusive OR circuit comprises a primary winding having two input terminals and being closely coupled to first and second secondary windings. Rectifying diodes are connected to adjacent ends of the first and second secondary windings, which are adjacent the center of the primary winding. This configuration transmits an output pulse through one of the diodes only upon the application of one input pulse to one of the input terminals, and gives high speed voltage cancellation if coincident pulses are applied. In another embodiment, transistors used in place of the diodes give signal gain.

Inventors

  • 👤 W Clemetson
  • 👤 K Kurokawa

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-03 17:12
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/12; H03K19/20; H03K19/21

Claims Analysis

Total Claims: 13
Claim 1
Independent Claim 170 words
An exclusive OR circuit suitable for use in systems using signal pulses having durations in the nanosecond range or less comprising: a primary winding having first and second ends to which first and second input signals may be applied; a balance detector circuit coupled to the primary winding; the detector circuit comprising a first secondary winding inductively coupled to and coextensive with a first part of the primary winding and a second secondary winding inductively coupled to and coextensive with a second part of the primary winding; first ends of the first and second secondary windings being closely adjacent a middle portion of the primary winding and being relatively remote from the first and second ends of the primary winding; second ends of the first and second secondary windings being relatively remote from the middle portion of the primary winding; the first ends of the first and second secondary windings being respectively connected to first and second rectifying diodes; said first and second rectifying diodes being connected to a load.
Claim 2
Dependent Claim 170 words
An exclusive OR circuit suitable for use in systems using signal pulses having durations in the nanosecond range or less comprising: a primary winding having first and second ends to which first and second input signals may be applied; a balance detector circuit coupled to the primary winding; the detector circuit comprising a first secondary winding inductively coupled to and coextensive with a first part of the primary winding and a second secondary winding inductively coupled to and coextensive with a second part of the primary winding; first ends of the first and second secondary windings being closely adjacent a middle portion of the primary winding and being relatively remote from the first and second ends of the primary winding; second ends of the first and second secondary windings being relatively remote from the middle portion of the primary winding; the first ends of the first and second secondary windings being respectively connected to first and second rectifying diodes; said first and second rectifying diodes being connected to a load.
Claim 3
Dependent Claim 170 words
An exclusive OR circuit suitable for use in systems using signal pulses having durations in the nanosecond range or less comprising: a primary winding having first and second ends to which first and second input signals may be applied; a balance detector circuit coupled to the primary winding; the detector circuit comprising a first secondary winding inductively coupled to and coextensive with a first part of the primary winding and a second secondary winding inductively coupled to and coextensive with a second part of the primary winding; first ends of the first and second secondary windings being closely adjacent a middle portion of the primary winding and being relatively remote from the first and second ends of the primary winding; second ends of the first and second secondary windings being relatively remote from the middle portion of the primary winding; the first ends of the first and second secondary windings being respectively connected to first and second rectifying diodes; said first and second rectifying diodes being connected to a load.
Claim 4
Dependent Claim 170 words
An exclusive OR circuit suitable for use in systems using signal pulses having durations in the nanosecond range or less comprising: a primary winding having first and second ends to which first and second input signals may be applied; a balance detector circuit coupled to the primary winding; the detector circuit comprising a first secondary winding inductively coupled to and coextensive with a first part of the primary winding and a second secondary winding inductively coupled to and coextensive with a second part of the primary winding; first ends of the first and second secondary windings being closely adjacent a middle portion of the primary winding and being relatively remote from the first and second ends of the primary winding; second ends of the first and second secondary windings being relatively remote from the middle portion of the primary winding; the first ends of the first and second secondary windings being respectively connected to first and second rectifying diodes; said first and second rectifying diodes being connected to a load.
Claim 5
Dependent Claim 27 words
In the exclusive OR circuit of claim 1 wherein: the first and second secondary windings each have one end connected to a diode and another end grounded.
Claim 6
Dependent Claim 48 words
The exclusive OR circuit of claim 2 wherein: the first secondary winding is intertwined with the first part of the primary winding, the second secondary winding is intertwined with the second part of the primary winding, and the primary and secondary windings are wound about a ferrite core.
Claim 7
Dependent Claim 28 words
The exclusive OR circuit of claim 3 wherein: the load is a two terminal load circuit having one terminal connected to the diodes and the other terminal grounded.
Claim 8
Dependent Claim 172 words
An exclusive OR circuit suitable for use in systems using signal pulses having durations in the nanosecond range or less comprising: a primary winding having first and second ends to which first and second input signals may be applied; a balanced detector circuit coupled to the primary winding; the detector circuit comprising a first secondary winding inductively coupled to and coextensive with a first part of the primary winding and a second secondary winding inductively coupled to and coextensive with a second part of the primary winding; first ends of the first and second secondary windings being closely adjacent a middle portion of the primary winding and being relatively remote from the first and second ends of the primary winding; second ends of the first and second secondary windings being relatively remote from the middle portion of the primary winding; the first ends of the first and second secondary windings being respectively connected to first and second rectifying barrier devices; said first and second rectifying barrier devices being connected to a load.
Claim 9
Dependent Claim 172 words
An exclusive OR circuit suitable for use in systems using signal pulses having durations in the nanosecond range or less comprising: a primary winding having first and second ends to which first and second input signals may be applied; a balanced detector circuit coupled to the primary winding; the detector circuit comprising a first secondary winding inductively coupled to and coextensive with a first part of the primary winding and a second secondary winding inductively coupled to and coextensive with a second part of the primary winding; first ends of the first and second secondary windings being closely adjacent a middle portion of the primary winding and being relatively remote from the first and second ends of the primary winding; second ends of the first and second secondary windings being relatively remote from the middle portion of the primary winding; the first ends of the first and second secondary windings being respectively connected to first and second rectifying barrier devices; said first and second rectifying barrier devices being connected to a load.
Claim 10
Dependent Claim 15 words
The exclusive OR circuit of claim 5 wherein: said rectifying barrier devices are rectifying diodes.
Claim 11
Dependent Claim 14 words
The exclusive OR circuit of claim 5 wherein: the rectifying barrier devices are transistors.
Claim 12
Dependent Claim 44 words
The exclusive OR circuit of claim 7 wherein: said transistors each comprise a base, collector, and emitter; the base of the first transistor is connected to the first secondary winding, and the base of the second transistor is connected to the second secondary winding.
Claim 13
Dependent Claim 51 words
The exclusive OR circuit of claim 8 wherein: a direct current base voltage is applied to the bases of the first and second transistors via the first and second secondary windings, respectively; and a collector voltage is applied to the collectors of the first and second transistors via a collector resistor.

References Cited (Backward Citations)

US2934270A Cited
US3034062A Cited
US3106683A Cited
US3171976A Cited
US3148334A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1976-01-30 1976-07-31 1977-01-30 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1980-01-30 1980-07-31 1981-01-30 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1984-01-30 1984-07-31 1985-01-30 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag