Patent US3711792A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3711792A Expired / Lapsed US ⏱️ 0.0 years remaining

Solid state oscillator having semiconductor elements mounted in a cavity resonator

Assignee: Hitachi Ltd
•
Filing: 1969-05-14
•
Granted: 1973-01-16
•
Expires: 1989-05-14
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A solid state oscillator comprising a cavity resonator having an output portion, at least two semi-conductor elements disposed in an equi-phase plane of an electromagnetic field, and means for applying a bias voltage to each of said semiconductor elements.

Inventors

  • 👤 K Kimura
  • 👤 M Kamimura
  • 👤 Y Kaneko
  • 👤 Y Fujiwara

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-26 18:14
CPC Classifications
H; H03; H03B; H03B9/00; H03B9/12; H03B9/14; H03B9/143

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 82 words
A solid state oscillator comprising a rectangular cavity resonator having an output portion, at least two semiconductor elements inserted in said cavity resonator, and means for applying a bias voltage to each of said semiconductor elements, said semiconductor elements being spaced apart from each other and located in parallel in a plane perpendicular to the axis of said cavity resonator, thereby making substantially constant the ratio of high frequency voltages acting on said semiconductor elements irrespective of variations in the oscillation frequency.
Claim 2
Dependent Claim 82 words
A solid state oscillator comprising a rectangular cavity resonator having an output portion, at least two semiconductor elements inserted in said cavity resonator, and means for applying a bias voltage to each of said semiconductor elements, said semiconductor elements being spaced apart from each other and located in parallel in a plane perpendicular to the axis of said cavity resonator, thereby making substantially constant the ratio of high frequency voltages acting on said semiconductor elements irrespective of variations in the oscillation frequency.
Claim 3
Dependent Claim 19 words
A solid state oscillator according to claim 1, wherein all of said semiconductor elements are negative resistance oscillating elements.
Claim 4
Dependent Claim 40 words
A solid state oscillator according to claim 2, wherein a variable inductance circuit is connected in series with at least one of said negative resistance oscillating elements, thereby adjusting the ratio of high frequency voltages acting on said oscillating elements.
Claim 5
Dependent Claim 35 words
A solid state oscillator according to claim 1, wherein at least one of said semiconductor elements is a negative resistance oscillating element, and at least one of said semiconductor elements is a variable capacitance element.
Claim 6
Dependent Claim 32 words
A solid state oscillator according to claim 4, wherein a variable inductance circuit is connected in series with at least one of said negative resistance oscillating element and said variable capacitance element.
Claim 7
Dependent Claim 35 words
An oscillator according to claim 1, further including a plurality of plungers displaceable in directions parallel to the plane of said elements for adjusting the ratio of the high frequency voltages acting on the elements.
Claim 8
Dependent Claim 31 words
An oscillator according to claim 3, wherein said inductive circuit comprises a pair of inductive coils coaxially mounted with respect to each of said elements in said plane of said elements.
Claim 9
Dependent Claim 35 words
An oscillator according to claim 7, further including a plurality of plungers displaceable in directions parallel to the plane of said elements for adjusting the ratio of the high frequency voltages acting on the elements.

References Cited (Backward Citations)

US3065432A Cited
US3141141A Cited
US3254309A Cited
US3445778A Cited
US3465265A Cited
US3479611A Cited
US3452221A Cited
US3524149A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1976-01-16 1976-07-17 1977-01-16 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1980-01-16 1980-07-17 1981-01-16 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1984-01-16 1984-07-17 1985-01-16 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag