Patent US3710348A successfully refreshed from Google Patents.
US3710348A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Connect modules
Assignee: IBM United Kingdom Ltd
•
Filing: 1971-03-24
•
Granted: 1973-01-09
•
Expires: 1991-03-24
Abstract
Abstract A connect module (carried by a single structure with control and data input-output pins) interfaces between functional memory stores and conventional components such as main store, to provide data funnelling and parity checking in systems generally of the type shown in copending U.S. application of P.A.E. Gardner et al.; Ser. No. 828,503, filed May 28, 1969 now U.S. Pat. No. 3,585,605. A module comprises buses, data registers, parity checkers continuously checking data in the registers, highways whereby any register can be connected to any other register and a storage array between which array and any data register data can be transferred. Additional functions such as the selective inversion of data can be obtained with the same pin count by making the module interpretive. Such a module has a control register into which data from the array can be transferred. In each module cycle two addresses are defined, a direct address which is explicitly given and a conditional address which is generated by an operation similar to indexing. Either address can be chosen to select from the array the control word for a cycle, the other address being used, when required for a data transfer between the registers and the array.
Inventors
- 👤 D Craft
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 13:22
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/38; G06F13/40; G06F13/4004; G06F13/4022
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
108 words
A connect module carried by a single mounting structure and comprising a plurality of groups of ordered data input-output (I/0) conductors, a respective I/0 register having its input connected to each group of I/0 conductors, a parity generating circuit connected to each I/0 register for generating a parity check bit for data stored in the respective I/0 register, a plurality of data highways, means for connecting any I/0 register to any data highway whereby data can be transferred between selected I/0 registers, and means coupling data from each I/0 register and a parity check bit from the corresponding parity generating circuit to the corresponding group of I/0 conductors.
Claim 2
Dependent Claim
108 words
A connect module carried by a single mounting structure and comprising a plurality of groups of ordered data input-output (I/0) conductors, a respective I/0 register having its input connected to each group of I/0 conductors, a parity generating circuit connected to each I/0 register for generating a parity check bit for data stored in the respective I/0 register, a plurality of data highways, means for connecting any I/0 register to any data highway whereby data can be transferred between selected I/0 registers, and means coupling data from each I/0 register and a parity check bit from the corresponding parity generating circuit to the corresponding group of I/0 conductors.
Claim 3
Dependent Claim
23 words
A module as claimed in claim 1, comprising a data store, and means for transferring data between the store and the I/0 registers.
Claim 4
Dependent Claim
46 words
A module as claimed in claim 2 further comprising control circuits on the module for controlling the connections between the highways, the I/0 registers and the data store, and said control circuits arranged to be externally controlled by the application of control signals to terminals thereof.
Claim 5
Dependent Claim
40 words
A module as claimed in claim 2, including control registers arranged in operation to receive externally applied control data, and control circuits responsive to said control data in the control registers for transferring data to and from the I/0 registers.
Claim 6
Dependent Claim
47 words
A module as claimed in claim 2 including a function control register, means for tranSferring data to the function register from the store, and means including the function register for controlling interconnections between the highways, the I/0 registers and the data stores in accordance with the data.
Claim 7
Dependent Claim
29 words
A connect module as claimed in claim 3, wherein the control circuits include control registers each arranged in operation to receive externally applied data for controlling an I/0 register.
Claim 8
Dependent Claim
40 words
A connect module as claimed in claim 5, wherein the function control register contains data groups each for controlling an I/0 register, said module including means responsive to other data in the function control register for selecting a data group.
Claim 9
Dependent Claim
84 words
A module as claimed in claim 5, wherein the store comprises a plurality of storage locations each identified by an address, wherein the function control register and a selected I/O register are arranged to receive data defining a conditional store address, wherein the function control register is arranged to receive data representing a direct store address, said module further comprising means responsive alternatively to the direct address or the conditional address for accessing data in the store for transfer to the function control register.
Claim 10
Dependent Claim
32 words
A module as claimed in claim 1 further comprising means including the parity generating circuits for verifying the parity of data supplied to the I/O registers by way of the I/O conductors.
Claim 11
Dependent Claim
185 words
In a data processing system of the type having means for storing a plurality of different classes of data and bus means connected to outputs of the storing means for transferring each class of data to different utilization means, said bus means comprising a plurality of I/0 conductor groups connected to respective outputs of the storing means, and a plurality of connect modules each carried by a single mounting structure, each module including a plurality of groups of ordered data input-output (I/0) terminals, one of the groups of I/0 terminals being coupled to a respective one of the I/0 conductor groups, another one of the groups of I/0 terminals being coupled to a respective utilization means, a respective I/0 register for each group of I/0 terminals and having an input and an output, means for coupling the register input and output to the respective group of I/0 terminals, a plurality of data highways, and means for connecting any I/0 register input and any I/0 register output to any data highway whereby data can be transferred between selected I/0 registers for transfer to selected utilization means.
Claim 12
Dependent Claim
185 words
In a data processing system of the type having means for storing a plurality of different classes of data and bus means connected to outputs of the storing means for transferring each class of data to different utilization means, said bus means comprising a plurality of I/0 conductor groups connected to respective outputs of the storing means, and a plurality of connect modules each carried by a single mounting structure, each module including a plurality of groups of ordered data input-output (I/0) terminals, one of the groups of I/0 terminals being coupled to a respective one of the I/0 conductor groups, another one of the groups of I/0 terminals being coupled to a respective utilization means, a respective I/0 register for each group of I/0 terminals and having an input and an output, means for coupling the register input and output to the respective group of I/0 terminals, a plurality of data highways, and means for connecting any I/0 register input and any I/0 register output to any data highway whereby data can be transferred between selected I/0 registers for transfer to selected utilization means.
Claim 13
Dependent Claim
56 words
The combination of claim 10 further comprising a parity generating circuit connected to each I/0 register for generating a parity check bit for data transferred to and from the respective I/0 register, and means including the parity generating circuits for verifying the parity of data supplied to the I/0 registers by way of the I/0 conductors.
References Cited (Backward Citations)
US3231863A
Cited
US3200380A
Cited
US3243582A
Cited
US3287703A
Cited
US3327102A
Cited
US3290656A
Cited
US3470542A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1976-01-09 | 1976-07-10 | 1977-01-09 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1980-01-09 | 1980-07-10 | 1981-01-09 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1984-01-09 | 1984-07-10 | 1985-01-09 | $7700.00 | Window Closed / Lapsed |