← Back to Patent Explorer
US3703650A Expired / Lapsed US ⏱️ 0.0 years remaining

Integrated circuit with temperature compensation for a field effect transistor

Assignee: Signetics Corp
•
Filing: 1971-09-16
•
Granted: 1972-11-21
•
Expires: 1991-09-16
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An integrated circuit with temperature compensation being provided for field effect transistors by a matched FET which provides an Idss which varies with temperature and which determines the drain current of the temperature compensated field effect transistors.

Inventors

  • 👤 Larry J Kendall

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 07:43
CPC Classifications
H; H03; H03F; H03F3/00; H03F3/45; H03F3/45071; H03F3/45076; H03F3/45376; H03F1/00; H03F1/30; H03F1/306; H03F3/34; H03F3/343; H03F3/345; H03F3/3455; H10; H10D; H10D89/00; H10D89/10; H10D89/105

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 160 words
An integrated circuit with temperature compensation for a field effect transistor (FET) provided by a matching FET said circuit comprising: first integrated FET means which includes two field effect transistors; a second FET integrated with the same diffusions as said first FET means whereby said second FET matches said first FET means, said second FET being located in the same area, relative to temperature variation of said integrated circuit, as said first FET means, said second FET having its gate and source shorted together to provide an Idss proportional to the temperature variation of the integrated circuit in said area; and current means coupling said second FET to said first FET means and providing a drain current for said first FET means proportional to said Idss of said second FET and a predetermined fraction of the Idss of the first FET means, said current means providing equal drain currents for said two field effect transistors of said first FET means.
Claim 2
Dependent Claim 160 words
An integrated circuit with temperature compensation for a field effect transistor (FET) provided by a matching FET said circuit comprising: first integrated FET means which includes two field effect transistors; a second FET integrated with the same diffusions as said first FET means whereby said second FET matches said first FET means, said second FET being located in the same area, relative to temperature variation of said integrated circuit, as said first FET means, said second FET having its gate and source shorted together to provide an Idss proportional to the temperature variation of the integrated circuit in said area; and current means coupling said second FET to said first FET means and providing a drain current for said first FET means proportional to said Idss of said second FET and a predetermined fraction of the Idss of the first FET means, said current means providing equal drain currents for said two field effect transistors of said first FET means.
Claim 3
Dependent Claim 160 words
An integrated circuit with temperature compensation for a field effect transistor (FET) provided by a matching FET said circuit comprising: first integrated FET means which includes two field effect transistors; a second FET integrated with the same diffusions as said first FET means whereby said second FET matches said first FET means, said second FET being located in the same area, relative to temperature variation of said integrated circuit, as said first FET means, said second FET having its gate and source shorted together to provide an Idss proportional to the temperature variation of the integrated circuit in said area; and current means coupling said second FET to said first FET means and providing a drain current for said first FET means proportional to said Idss of said second FET and a predetermined fraction of the Idss of the first FET means, said current means providing equal drain currents for said two field effect transistors of said first FET means.
Claim 4
Dependent Claim 160 words
An integrated circuit with temperature compensation for a field effect transistor (FET) provided by a matching FET said circuit comprising: first integrated FET means which includes two field effect transistors; a second FET integrated with the same diffusions as said first FET means whereby said second FET matches said first FET means, said second FET being located in the same area, relative to temperature variation of said integrated circuit, as said first FET means, said second FET having its gate and source shorted together to provide an Idss proportional to the temperature variation of the integrated circuit in said area; and current means coupling said second FET to said first FET means and providing a drain current for said first FET means proportional to said Idss of said second FET and a predetermined fraction of the Idss of the first FET means, said current means providing equal drain currents for said two field effect transistors of said first FET means.
Claim 5
Dependent Claim 39 words
An integrated circuit as in claim 1 where said current means supplies a drain current of Idss/2 to each of the field effect transistors of said first FET means which is equal to the Idss of said second FET.
Claim 6
Dependent Claim 54 words
An integrated circuit as in claim 2 where said current means includes three integrated transistors having their bases tied together, their emitters being respectively coupled to a common voltage supply through three series connected resistors of equal value and their collectors being coupled to said second FET and said two field effect transistors respectively.
Claim 7
Dependent Claim 17 words
An integrated circuit as in claim 2 where said two field effect transistors form a differential amplifier.

References Cited (Backward Citations)

US3414739A Cited
US3532899A Cited
US3560768A Cited
US3530364A Cited
US3590274A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1975-11-21 1976-05-22 1976-11-21 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1979-11-21 1980-05-22 1980-11-21 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1983-11-21 1984-05-22 1984-11-21 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag