Patent US3678504A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3678504A Expired / Lapsed US ⏱️ 0.0 years remaining

Segment analog-to-digital or digital-to-analog converter

Assignee: AT&T Inc
•
Filing: 1970-08-05
•
Granted: 1972-07-18
•
Expires: 1990-08-05
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A segment-type decoder in which binary signals representing the mantissa of a digital signal to be decoded are applied to a linear coder component to produce an output current from which there is added to or subtracted a first predetermined current in accordance with a sign bit. The resulting current is applied to a switched amplifier whose gain is determined by the characteristic portion of the digital signal and from whose output is added or subtracted a second predetermined current in accordance with the sign bit to yield an analog representation of the input signal.

Inventors

  • 👤 Hisashi Kaneko

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 19:17
CPC Classifications
H; H03; H03M; H03M1/00; H03M1/66; H03M1/74; H03M1/76; H03M1/12; H03M1/34; H03M1/38

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 182 words
A segment-type decoder for decoding a digital signal comprising, in combination, a linear decoder component to which a first predetermined portion of said digital signal is applied to generate a current in accordance with that first predetermined portion of said digital signal, first apparatus responsive to a second predetermined portion of said digital signal representing the sign of said analog signal to add or subtract predetermined currents from the output of said linear decoder component in accordance with whether said second predetermined portion indicates that the digital signal represents a positive or negative analog signal, respectively, an amplifier connected to receive the output current from said first apparatus and having at least two levels of gain which levels are determinEd in accordance with a third predetermined portion of said digital input signal, and second apparatus responsive to said second predetermined portion of said digital signal to add or subtract predetermined currents from the output of said amplifier in accordance with whether said second predetermined portion of said digital signal indicates that the digital signal represents a negative or positive analog signal, respectively.
Claim 2
Dependent Claim 182 words
A segment-type decoder for decoding a digital signal comprising, in combination, a linear decoder component to which a first predetermined portion of said digital signal is applied to generate a current in accordance with that first predetermined portion of said digital signal, first apparatus responsive to a second predetermined portion of said digital signal representing the sign of said analog signal to add or subtract predetermined currents from the output of said linear decoder component in accordance with whether said second predetermined portion indicates that the digital signal represents a positive or negative analog signal, respectively, an amplifier connected to receive the output current from said first apparatus and having at least two levels of gain which levels are determinEd in accordance with a third predetermined portion of said digital input signal, and second apparatus responsive to said second predetermined portion of said digital signal to add or subtract predetermined currents from the output of said amplifier in accordance with whether said second predetermined portion of said digital signal indicates that the digital signal represents a negative or positive analog signal, respectively.
Claim 3
Dependent Claim 237 words
A segment-type encoder for encoding an analog signal comprising, in combination, a digital-to-analog converter which converter comprises, a linear decoder component to which a first portion of a digital signal is applied to generate a current in accordance with that portion of the digital signal, first apparatus responsive to a second portion of the digital signal to add or subtract predetermined currents from the output of said linear decoder component in accordance with whether said second portion of the digital signal indicates that the digital signal represents a positive or negative analog signal, respectively, an amplifier connected to receive the output current from said first apparatus and having at least two levels of gain which are determined in accordance with a third portion of the digital input signal, and second apparatus responsive to the second portion of the digital signal to add or subtract predetermined currents from the output of said amplifier in accordance with whether the second portion indicates that the digital signal represents a negative or positive analog signal, respectively, a comparator connected to receive the output of said digital-to-analog converter and said analog input signal to be encoded, programming means connected to receive the output signal from said comparator, and a digital register, said digital register and said programming means operating to sequentially make successive approximations and generate said digital signals so that the output of said digital register represents the digital output signal.
Claim 4
Dependent Claim 237 words
A segment-type encoder for encoding an analog signal comprising, in combination, a digital-to-analog converter which converter comprises, a linear decoder component to which a first portion of a digital signal is applied to generate a current in accordance with that portion of the digital signal, first apparatus responsive to a second portion of the digital signal to add or subtract predetermined currents from the output of said linear decoder component in accordance with whether said second portion of the digital signal indicates that the digital signal represents a positive or negative analog signal, respectively, an amplifier connected to receive the output current from said first apparatus and having at least two levels of gain which are determined in accordance with a third portion of the digital input signal, and second apparatus responsive to the second portion of the digital signal to add or subtract predetermined currents from the output of said amplifier in accordance with whether the second portion indicates that the digital signal represents a negative or positive analog signal, respectively, a comparator connected to receive the output of said digital-to-analog converter and said analog input signal to be encoded, programming means connected to receive the output signal from said comparator, and a digital register, said digital register and said programming means operating to sequentially make successive approximations and generate said digital signals so that the output of said digital register represents the digital output signal.
Claim 5
Dependent Claim 303 words
A segment-type decoder for converting a digital signal to an analog signal comprising, in combination, a linear decoder component having binary weighted networks to which are connected a positive reference voltage source and a negative reference voltage source, each said network being operated in accordance with the state of a particular bit of a first predetermined portion of said digital signal to generate a current in accordance with that portion of said digital signal, a resistor, and a switch connected to the output of said linear decoder component, said switch being operated in accordance with a second portion of said digital input signal which represents the sign of said analog signal to apply said positive reference voltage to said resistor when said signal represents a positive analog signal and negative reference voltage to said resistor when said signal represents a negative analog signal, a first summing network to sum the output of said linear decoder component and said current obtained from said resistor, an amplifier connected to receive the output current from said first summing network and having at least two levels of gain which are determined in accordance with a third predetermined portion of said digital input signal, a second summing network connected to receive the output of said switched amplifier and having a second input terminal, a resistor and a switch connected in series to said second input terminal of said second summing network said switch having two poles, a first pole connected to said first source of reference voltage and a second pole connected to a second source of said reference voltage so that when the sign bit is positive a predetermined current is subtracted from the output of said switched amplifier and when said predetermined current is negative a current is added to the output of said switched amplifier.
Claim 6
Dependent Claim 303 words
A segment-type decoder for converting a digital signal to an analog signal comprising, in combination, a linear decoder component having binary weighted networks to which are connected a positive reference voltage source and a negative reference voltage source, each said network being operated in accordance with the state of a particular bit of a first predetermined portion of said digital signal to generate a current in accordance with that portion of said digital signal, a resistor, and a switch connected to the output of said linear decoder component, said switch being operated in accordance with a second portion of said digital input signal which represents the sign of said analog signal to apply said positive reference voltage to said resistor when said signal represents a positive analog signal and negative reference voltage to said resistor when said signal represents a negative analog signal, a first summing network to sum the output of said linear decoder component and said current obtained from said resistor, an amplifier connected to receive the output current from said first summing network and having at least two levels of gain which are determined in accordance with a third predetermined portion of said digital input signal, a second summing network connected to receive the output of said switched amplifier and having a second input terminal, a resistor and a switch connected in series to said second input terminal of said second summing network said switch having two poles, a first pole connected to said first source of reference voltage and a second pole connected to a second source of said reference voltage so that when the sign bit is positive a predetermined current is subtracted from the output of said switched amplifier and when said predetermined current is negative a current is added to the output of said switched amplifier.
Claim 7
Dependent Claim 90 words
A segment-type encoder for encoding an analog signal comprising, in combination, the segment-type decoder defined in claim 3, and further comprising a compArator connected to receive the output of said decoder and the analog input signal to be encoded, programming means connected to receive the output signal from said comparator, and a digital register said digital register and said programming means operating to sequentially make successive approximations and generate the digital signals for application to said decoder so that the output of said digital register represents the digital output signal.

References Cited (Backward Citations)

US3396380A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1975-07-18 1976-01-17 1976-07-18 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1979-07-18 1980-01-17 1980-07-18 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1983-07-18 1984-01-17 1984-07-18 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag