Patent US3676855A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3676855A Expired / Lapsed US ⏱️ 0.0 years remaining

Connecting network arrangement for time switching

Assignee: Nokia Inc
•
Filing: 1970-08-11
•
Granted: 1972-07-11
•
Expires: 1990-08-11
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The invention relates to a connecting network arrangement, in a system for the time switching of analog or digital data comprising one buffer memory per incoming network line, a distributor serving a certain number of outgoing network lines, a junction line serving each distributor, and a control memory being allocated to each junction line.

Inventors

  • 👤 Francois Tallegas

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-25 04:11
CPC Classifications
H; H04; H04Q; H04Q11/00; H04Q11/04; H04Q11/08

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 205 words
In a connecting network arrangement free from blocking, in a system for the time switching of analog or digital data, by means of which network arrangement there can be routed along at least N outgoing network lines having P time channels each of Q items of information, contained in N incoming network lines having P time channels, said network arrangement being constructed to allow at any instant for the items of information contained in the pth time channel of the nth incoming network line to be routed to the p''th time channel of the n''th outgoing network line, p, n, p'' and n'' being any numbers and to allow all the NP incoming time channels to be routed to the NP outgoing time channels, an improved connecting network comprising: a. N buffer memories each adapted to receive information from a corresponding one of said incoming network lines, b. a plurality of distributor means each adapted to place information on a certain number of outgoing network lines, c. a junction line for routing information from said buffer memories to each distributor means, and d. a single control memory being associated with each junction line for controlling the output from said buffer memories to said distributor means.
Claim 2
Dependent Claim 205 words
In a connecting network arrangement free from blocking, in a system for the time switching of analog or digital data, by means of which network arrangement there can be routed along at least N outgoing network lines having P time channels each of Q items of information, contained in N incoming network lines having P time channels, said network arrangement being constructed to allow at any instant for the items of information contained in the pth time channel of the nth incoming network line to be routed to the p''th time channel of the n''th outgoing network line, p, n, p'' and n'' being any numbers and to allow all the NP incoming time channels to be routed to the NP outgoing time channels, an improved connecting network comprising: a. N buffer memories each adapted to receive information from a corresponding one of said incoming network lines, b. a plurality of distributor means each adapted to place information on a certain number of outgoing network lines, c. a junction line for routing information from said buffer memories to each distributor means, and d. a single control memory being associated with each junction line for controlling the output from said buffer memories to said distributor means.
Claim 3
Dependent Claim 65 words
Connecting network arrangement according to claim 1, wherein each said control memory contains for each time channel of the outgoing network lines of the group the address of the buffer memory and the address of that point in said buffer memory which is capable of giving the Q elemental items of information, each control memory connected by an address line to All the buffer memories.
Claim 4
Dependent Claim 114 words
Connecting network arrangement according to claim 2, further comprising: a. as many said buffer memories as there are incoming network lines, each said buffer memory having P memory words comprising one memory word per time channel, said memory words being composed of Q bits, b. N1 junction lines, along each of which the items of information intended for a group of n2 outgoing network lines, where N1N2 > or = N, are subjected to time-division multiplexing, c. N1 distributors for switching, from the junction lines, the items of information intended for the N2 network lines of the group, and d. a time base citcuit for distributing signals for the syncronization of the whole arrangement.
Claim 5
Dependent Claim 18 words
Connecting network arrangement according to claim 3, characterized in that the control memory consists of a circulating memory.
Claim 6
Dependent Claim 36 words
Connecting network arrangement according to claim 4, wherein the control memory is divided into a plurality of memory blocks said memory blocks being sampled to find on the address line items of information distributed in time.
Claim 7
Dependent Claim 35 words
Connecting network arrangement according to claim 5, wherein the primary time channel is divided along the address lines into N2 + 1 secondary time channels, N2 being the number of outgoing network lines per group.

References Cited (Backward Citations)

US3499120A Cited
US3401380A Cited
US3458658A Cited
US3458659A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1975-07-11 1976-01-10 1976-07-11 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1979-07-11 1980-01-10 1980-07-11 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1983-07-11 1984-01-10 1984-07-11 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag