Patent US3671873A successfully refreshed from Google Patents.
US3671873A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Circuit arrangement for generation timing pulses
Assignee: Siemens AG
•
Filing: 1971-03-15
•
Granted: 1972-06-20
•
Expires: 1991-03-15
Abstract
Abstract A circuit arrangement for generating timing pulses for a receiver system constantly synchronized with transmission impulses of a transmitter system wherein a counter is operated by pulse generator and delivers to a memory the pulse count upon receipt of a transmission pulse. The counter has adjustable initial and final count values, the final count value being determined by means which compute the deviation of the momentary value from a predetermined count value and a comparison circuit for generating the receiver timing pulse and utilizing the same to reset the counter. An initial value computer is also utilized in one embodiment for adjusting the initial count value of the counter in accordance with the output of the memory.
Inventors
- 👤 Guenther Haas
- 👤 Dieter Reinhardt
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 21:27
CPC Classifications
H; H04; H04L; H04L7/00; H04L7/02; H04L7/033; G; G11; G11B; G11B20/00; G11B20/10; G11B20/14; G11B20/1403; G11B20/1407; G11B20/1419
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
126 words
A circuit for generating timing pulses for a receiver system constantly synchronized with transmission pulses of a transmitter system, comprising: a pulse generator; a counter connected to said pulse generator and having adjustable initial and final count values and operable to count the generated pulses; a memory; means for receiving transmission pulses operable to transfer pulse count from said counter to said memory upon receipt of a transmission pulse; a final value computer connected to said memory for computing the deviation of the momentary pulse count from a predetermined final pulse count; comparison means connected between said computer and said counter for generating an output timing pulse which resets said counter to its initial value upon equality between the contents of said computer and said counter.
Claim 2
Dependent Claim
126 words
A circuit for generating timing pulses for a receiver system constantly synchronized with transmission pulses of a transmitter system, comprising: a pulse generator; a counter connected to said pulse generator and having adjustable initial and final count values and operable to count the generated pulses; a memory; means for receiving transmission pulses operable to transfer pulse count from said counter to said memory upon receipt of a transmission pulse; a final value computer connected to said memory for computing the deviation of the momentary pulse count from a predetermined final pulse count; comparison means connected between said computer and said counter for generating an output timing pulse which resets said counter to its initial value upon equality between the contents of said computer and said counter.
Claim 3
Dependent Claim
29 words
The circuit of claim 1, wherein said pulse generator includes means for generating pulses to be counted at a rate of at least twice that of the transmission pulses.
Claim 4
Dependent Claim
27 words
The circuit of claim 1, wherein said receiving means includes switching means interposed between said counter and said memory and operated in response to a transmission pulse.
Claim 5
Dependent Claim
56 words
The circuit of claim 1, wherein said computer operates to compute in accordance with the expression EN EO + Alpha (ZN - ZO) where EN is the final count value of the counter, EO the initial count value of the counter, Alpha a proportionality constant, ZN the instantaneous count value, and ZO the predetermined count value.
Claim 6
Dependent Claim
23 words
The circuit of claim 4, comprising means for establishing the initial and final values of said counter symmetrically about the predetermined count ZO.
Claim 7
Dependent Claim
44 words
The circuit of claim 1, comprising an initial value computer connected to said memory and to said counter for computing and supplying to said counter the initial value as a function of the deviation of the momentary count value from the predetermined count value.
Claim 8
Dependent Claim
33 words
The circuit of claim 6, wherein said receiving means includes a switch interposed between said counter and said memory and operable to transfer the pulse count therebetween upon receipt of a transmission pulse.
Claim 9
Dependent Claim
48 words
The circuit of claim 6, wherein said computer includes means for computing the initial value in accordance with the expression AN 1 AO + Beta (ZN - ZO) Where AO is the initial value, Beta is a proportionality constant and AN 1 is the new computed initial value.
Claim 10
Dependent Claim
33 words
The circuit of claim 8, wherein said final value computer includes means for computing the final value in accordance with the expression EN EO + ( Alpha + Beta ) (ZN - ZO).
Claim 11
Dependent Claim
21 words
The circuit of claim 9, wherein said final value computer includes means which establishes the relationship Beta 1 - Alpha /2.
Claim 12
Dependent Claim
26 words
The circuit of claim 10, comprising a smoothing member connected in said circuit for preventing minor phase deviations due to minor deviations of the transmission impulses.
Claim 13
Dependent Claim
52 words
The circuit of claim 11, wherein said smoothing member comprises a divider connected between said memory and said final value computer, a multiplier connected to said divider, a subtractor connected to said divider and to said multiplier, and an adder connected to said counter, to said subtractor and to said receiving means.
References Cited (Backward Citations)
US3597552A
Cited
US3566280A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1975-06-20 | 1975-12-20 | 1976-06-20 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1979-06-20 | 1979-12-20 | 1980-06-20 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1983-06-20 | 1983-12-20 | 1984-06-20 | $7700.00 | Window Closed / Lapsed |