Patent US3634825A successfully refreshed from Google Patents.
US3634825A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Field effect integrated circuit and method of fabrication
Assignee: MARK W LEVI
•
Filing: 1969-07-17
•
Granted: 1972-01-11
•
Expires: 1989-07-17
Abstract
Abstract An integrated circuit operating at about 77* K. having first and second field effect transistors, a digital terminal being connected to the source of each transistor and capacitively coupled to the drain of the first transistor and the gate of the second transistor. A first read terminal is connected to the drain of the second transistor and capacitively coupled to the drain of the first transistor while a second read terminal is capacitively coupled to the drain of the first transistor. The method of fabrication makes use of stray capacitance in the laying of the layers.
Inventors
- 👤 Mark W Levi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 13:01
CPC Classifications
H; H03; H03K; H03K17/00; H03K17/51; H03K17/56; H03K17/687; G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/403; G11C15/00; G11C15/04; H03K5/00; H03K5/01; H03K5/02; H03K5/023; H10; H10D; H10D84/00; H10D84/80; H10D84/811; H10D84/813; H10D84/82; H10D84/83; H10D99/00; H10W; H10W20/00; H10W20/01; H10W20/021; H10W20/40
Claims Analysis
Total Claims: 17
Claim 1
Independent Claim
116 words
An electrical circuit wherein the temperature is maintained below 200* K. comprising: a. a first field effect transistor having first and second controlled terminals and a controlling third terminal, the third terminal requiring a negligible current for operation; b. a first controlled voltage-driving source; c. a first capacitor having first and second terminals, the first terminal being connected to the controlling terminal of the first field effect transistor and a second terminal being connected to the first controlled voltage-driving source; d. a second controlled voltage-driving source having a fourth terminal; and e. means including a second field effect transistor for connecting and disconnecting the controlling terminal of the first field effect transistor to the fourth terminal.
Claim 2
Dependent Claim
116 words
An electrical circuit wherein the temperature is maintained below 200* K. comprising: a. a first field effect transistor having first and second controlled terminals and a controlling third terminal, the third terminal requiring a negligible current for operation; b. a first controlled voltage-driving source; c. a first capacitor having first and second terminals, the first terminal being connected to the controlling terminal of the first field effect transistor and a second terminal being connected to the first controlled voltage-driving source; d. a second controlled voltage-driving source having a fourth terminal; and e. means including a second field effect transistor for connecting and disconnecting the controlling terminal of the first field effect transistor to the fourth terminal.
Claim 3
Dependent Claim
120 words
An electrical circuit comprising: a. a first field effect transistor having first and second controlled terminals and a controlling third terminal, the third terminal requiring a negligible current for operation; b. a first controlled voltage-driving source; c. a first capacitor having first and second terminals, the first terminal being connected to the controlling terminal of the first field effect transistor and a second terminal being connected to the first controlled voltage-driving source; d. a second controlling voltage-driving source having a fourth terminal connected to the second controlled terminal of the first field effect transistor; and e. means including a second field effect transistor for connecting and disconnecting the controlling terminal of the first field effect transistor to the fourth terminal.
Claim 4
Dependent Claim
120 words
An electrical circuit comprising: a. a first field effect transistor having first and second controlled terminals and a controlling third terminal, the third terminal requiring a negligible current for operation; b. a first controlled voltage-driving source; c. a first capacitor having first and second terminals, the first terminal being connected to the controlling terminal of the first field effect transistor and a second terminal being connected to the first controlled voltage-driving source; d. a second controlling voltage-driving source having a fourth terminal connected to the second controlled terminal of the first field effect transistor; and e. means including a second field effect transistor for connecting and disconnecting the controlling terminal of the first field effect transistor to the fourth terminal.
Claim 5
Dependent Claim
22 words
An electrical circuit according to claim 2 wherein the second terminal of the first capacitor is connected to the first controlled terminal.
Claim 6
Dependent Claim
21 words
An electrical circuit according to claim 2 which further comprises a third controlled voltage source connected to the first controlled terminal.
Claim 7
Dependent Claim
26 words
An electrical circuit according to claim 6 which further comprises a second capacitor connected between the fourth terminal and the first terminal of the first capacitor.
Claim 8
Dependent Claim
26 words
An electrical circuit according to claim 7 which further comprises a second capacitor connected between the fourth terminal and the first terminal of the first capacitor.
Claim 9
Independent Claim
76 words
A method of controlling a voltage-controlled element wherein the element requires negligible current from the controlling terminal having a capacitance the method comprising: a. charging the capacitance of the controlling terminal; b. isolating the charge on the capacitance of the controlling terminal thereby controlling the controllable element; and c. reversing the polarity of the voltage on the controlling terminal via capacitive coupling for further controlling of the controllable element without altering the charge of the capacitance.
Claim 10
Independent Claim
76 words
A method of controlling a voltage-controlled element wherein the element requires negligible current from the controlling terminal having a capacitance the method comprising: a. charging the capacitance of the controlling terminal; b. isolating the charge on the capacitance of the controlling terminal thereby controlling the controllable element; and c. reversing the polarity of the voltage on the controlling terminal via capacitive coupling for further controlling of the controllable element without altering the charge of the capacitance.
Claim 11
Dependent Claim
21 words
A method of controlling a voltage-controlled element according to claim 7 by further maintaining the temperature at less than 200* K.
Claim 12
Dependent Claim
28 words
A method of controlling a voltage-controlled element according to claim 7 wherein the altering of the voltage of the controlling element is via a plurality of capacitive couplings.
Claim 13
Dependent Claim
21 words
A method of controlling a voltage-controlled element according to claim 9 by further maintaining the temperature at less than 200* K.
Claim 14
Dependent Claim
92 words
A monolithic integrated array of electrical circuits having Columns and rows of circuits according to claim 3 wherein: a. the second terminals of the first capacitors of the circuits of each column of the array are connected in common, forming a first read line; b. the fourth terminals of each row of the array are connected in common, the common connection being a digit and sense line; and c. the gates of the first transistor of each column of the array are connected in common, the common connection being a write line.
Claim 15
Dependent Claim
107 words
A monolithic integrated array of electrical circuits having columns and rows of circuits according to claim 4 wherein: a. the first controlled terminals of the second transistors of each column are connected in common to form a first read line; b. the fourth terminals of each row of the array are connected in common, the common connection being a digit and sense line; and c. the second terminals of the first capacitors of each column are connected in common to form a second read line; and d. the gates of the first transistor of each column are connected in common, the common connection being a write line.
Claim 16
Dependent Claim
94 words
A monolithic integrated array of electrical circuits having columns and rows of circuits according to claim 5 wherein: a. the second terminals of the first capacitors of the circuits of each column are connected in common forming a first read associative sense line; b. the fourth terminals of each row of the array are connected in common, the common connection being a digit and sense and associative read line; and c. the gates of the first transistor of each column of the array are connected in common, the common connection being a write line.
Claim 17
Dependent Claim
113 words
A monolithic integrated array of electrical circuits having columns and rows of circuits according to claim 6 wherein: a. the first controlled terminals of the second transistors of each column are connected in common to form a first read and associative sense line; b. the fourth terminals of each row of the array are connected in common, the common connection being a digit and sense and associative read line; and c. the second terminals of the first capacitors of each column are connected in common to form a second read line; and d. the gates of the first transistors of each column are connected in common, the common connection being a write line.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1975-01-10 | 1975-07-12 | 1976-01-11 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1979-01-10 | 1979-07-12 | 1980-01-11 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1983-01-10 | 1983-07-12 | 1984-01-11 | $7700.00 | Window Closed / Lapsed |