Patent US3631313A successfully refreshed from Google Patents.
US3631313A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Resistor for integrated circuit
Assignee: Intel Corp
•
Filing: 1969-11-06
•
Granted: 1971-12-28
•
Expires: 1989-11-06
Abstract
Abstract Electrical resistor of semiconductor material formed in the thickness dimension of a high-resistivity substrate underlying an epitaxial layer of the same conductivity-type. A region of the opposite conductivity-type in the substrate, contiguous with the epitaxial layer, extends laterally across all but a predetermined area of the substrate in conjunction with the resistivity of the substrate material determining the resistance value of the resistor. Semiconductor devices and other circuit elements may be formed in the epitaxial layer in accordance with known techniques, the resistor being in series with any desired ones of the additional elements.
Inventors
- 👤 Gordon E Moore
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 22:34
CPC Classifications
H; H10; H10D; H10D88/00; H10D84/00; H10D84/60; H10D84/611; H10D84/613; H10D84/615; Y; Y10; Y10S; Y10S148/00; Y10S148/037; Y10S148/085; Y10S148/136; Y10S148/145
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
38 words
An electrical resistor according to claim 1, further including a high-conductivity region of said one conductivity type interposed between said predetermined region and said layer, the resistivity of said high-conductivity region being lower than that of said layer.
Claim 2
Dependent Claim
20 words
Electrical resistor according to claim 2 wherein said high-conductivity region is of a greater lateral extent than said predetermined region.
Claim 3
Dependent Claim
162 words
An integrated circuit having a semiconductor device and a resistor, comprising a body of semiconductor material including; a. a substrate of one conductiVity-type material of a predetermined relatively high resistivity; b. an epitaxial layer of said one conductivity type and of a relatively low resistivity deposited upon said substrate; c. a separation region of the opposite conductivity type in said substrate contiguous with said epitaxial layer and extending laterally across all but a predetermined region of said substrate, said separation region in conjunction with said substrate defining said predetermined region the area and depth of which in conjunction with the predetermined resistivity thereof determining the resistance value of said resistor, wherein the resistance value of said resistor is approximately proportional to the depth of said predetermined region; d. a second region of said opposite conductivity-type inset into said epitaxial layer and sharing a common upper surface therewith; and, e. means for establishing electrical contact to said second region and to said substrate.
Claim 4
Dependent Claim
17 words
Integrated circuit according to claim 4, further including means for establishing electrical contact to said epitaxial layer.
Claim 5
Dependent Claim
45 words
Integrated circuit according to claim 5, wherein said second region is a base region and said epitaxial layer forms a collector region, and further including an emitter region of said one conductivity type inset into said base region and sharing a common upper surface therewith.
Claim 6
Dependent Claim
42 words
Integrated circuit according to claim 4 further including a high-conductivity region of said one conductivity type interposed between said predetermined region of said substrate and said epitaxial layer, the resistivity of said high-conductivity layer being lower than that of said epitaxial layer.
Claim 7
Dependent Claim
19 words
Integrated circuit according to claim 7, wherein said high-conductivity region is of greater lateral extent than said predetermined region.
Claim 8
Dependent Claim
24 words
Integrated circuit according to claim 6, further including means for establishing electrical contact to said substrate and to said base, emitter and collector regions.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1974-12-27 | 1975-06-28 | 1975-12-28 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1978-12-27 | 1979-06-28 | 1979-12-28 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1982-12-27 | 1983-06-28 | 1983-12-28 | $7700.00 | Window Closed / Lapsed |