Patent US3624314A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3624314A Expired / Lapsed US ⏱️ 0.0 years remaining

Complementary symmetry amplifier with field-effect transistor driver

Assignee: Admiral Corp
•
Filing: 1970-04-06
•
Granted: 1971-11-30
•
Expires: 1990-04-06
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An amplifier with a pair of complementary symmetry connected output transistors driven by an N-channel field-effect transistor whose load includes the bias resistor for the output transistors.

Inventors

  • 👤 Earl L Mantor

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 06:38
CPC Classifications
H; H03; H03F; H03F3/00; H03F3/181; H03F3/183; H03F3/185; H03F3/30; H03F3/3069; H03F3/3071

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 95 words
A complementary symmetry amplifier comprising: a pair of transistors of opposite conductivity type; a loudspeaker drivingly connected to the outputs of said transistors; a bias resistor interconnecting the inputs of said transistors; and signal driving means maintaining substantially constant DC current through said bias resistor; said signal driving means including, an FET having its output connected in series with said bias resistor and its input coupled to a source of audio signal, and means establishing the operating point for said FET at a point of substantially zero slope on its output current/source voltage characteristic curve.
Claim 2
Dependent Claim 95 words
A complementary symmetry amplifier comprising: a pair of transistors of opposite conductivity type; a loudspeaker drivingly connected to the outputs of said transistors; a bias resistor interconnecting the inputs of said transistors; and signal driving means maintaining substantially constant DC current through said bias resistor; said signal driving means including, an FET having its output connected in series with said bias resistor and its input coupled to a source of audio signal, and means establishing the operating point for said FET at a point of substantially zero slope on its output current/source voltage characteristic curve.
Claim 3
Dependent Claim 23 words
The amplifier of claim 1 further comprising a volume control coupled between the input of said FET and said source of audio signal.
Claim 4
Dependent Claim 17 words
The amplifier of claim 2 wherein said last-mentioned means includes a variable resistance and signal bypass capacitor.
Claim 5
Dependent Claim 26 words
The amplifier of claim 3 wherein said output includes the drain and source terminals of said FET and said input includes the gate and source terminals.
Claim 6
Dependent Claim 122 words
A low-cost phonograph comprising: a motor-driven turntable adapted to rotatably support a phonograph record; a pickup producing an electrical signal from said record; a power winding on said motor; rectifying means producing a low voltage source of DC power from said power winding; a loudspeaker; a pair of transistors of opposite conductivity type connected in complementary symmetry fashion for driving said loudspeaker; a bias resistor connected across the inputs of said transistors; an FET including an output circuit and an input circuit; means serially connecting said output circuit, said bias resistor and said DC source; means coupling said electrical signal to said input circuit; and means for adjusting the output circuit quiescent current flow through said FET for properly biasing said transistors.
Claim 7
Dependent Claim 122 words
A low-cost phonograph comprising: a motor-driven turntable adapted to rotatably support a phonograph record; a pickup producing an electrical signal from said record; a power winding on said motor; rectifying means producing a low voltage source of DC power from said power winding; a loudspeaker; a pair of transistors of opposite conductivity type connected in complementary symmetry fashion for driving said loudspeaker; a bias resistor connected across the inputs of said transistors; an FET including an output circuit and an input circuit; means serially connecting said output circuit, said bias resistor and said DC source; means coupling said electrical signal to said input circuit; and means for adjusting the output circuit quiescent current flow through said FET for properly biasing said transistors.
Claim 8
Dependent Claim 18 words
The phonograph of claim 5 wherein said last-mentioned means comprises a variable resistance and a signal bypass capacitor.
Claim 9
Dependent Claim 34 words
The phonograph of claim 5 wherein said FET has drain, source and gate terminals and wherein said drain and source terminals comprise said output circuit said gate and source terminals comprise said input circuit.

References Cited (Backward Citations)

US3210677A Cited
US3300585A Cited
US3341723A Cited
US3365545A Cited
US3424992A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1974-11-29 1975-05-31 1975-11-30 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1978-11-29 1979-05-31 1979-11-30 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1982-11-29 1983-05-31 1983-11-30 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag