Patent US3618199A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3618199A Expired / Lapsed US ⏱️ 0.0 years remaining

Automated method and system for fabricating semiconductor devices

Assignee: Texas Instruments Inc
•
Filing: 1969-06-30
•
Granted: 1971-11-09
•
Expires: 1989-06-30
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract AN AUTOMATIC METHOD AND SYSTEM FOR PACKAGING DISCRETE SEMICONDUCTOR DEVICES SUCH AS TRANSISTORS IS DESCRIBED. THE SYSTEM INCLUDES A CHASSIS FOR INDEXING A PLURALITY OF CHUCKS PAST A SERIES OF WORK STATIONS. THE WORK STATIONS INCLUDE THREE WIRE LOADING STATIONS FOR LOADING FLAT-HEADED LEAD WIRES IN THE CHUCKS, A GLASS LOADING STATION FOR PLACING A GLASS RING AROUND THE NECKS OF THE LEAD WIRES, A SERIES OF HEATERS FOR HEATING THE GLASS RINGS, A PAIR OF MOLDING STATIONS FOR MOLDING THE HEATED GLASS RINGS AROUND THE NECKS OF THE LEAD WIRES TO FORM A HEADER, AN ALLOY STATION FOR PLACING THE SEMICONDUCTOR DEVICES IN A PREDETERMINED ORIENTATION ON THE HEAD OF ONE OF THE LEAD WIRES, AND A SERIES OF AUTOMATIC BONDING STATIONS FOR CONNECTING THE BASE AND EMITTER CONTACTS OF THE SEMICONDUCTOR DEVICES TO THE HEADS OF THE OTHER LEAD WIRES. THE OVERALL SYSTEM IS CONTROLLED BY A DIGITAL COMPUTER. STATIONS ARE PROVIDED FOR DETECTING THE ABSENCE OF A LEAD WIRE, THE ABSENCE OF A GLASS RING, OR THE ABSENCE OF A TRANSISTOR DEVICE. THE SYSTEM ALSO DETECTS FAILURE OF ANY ONE OF THE BONDER STATIONS AND TERMINATES OPERATION OF THE SYSTEM. THE COMPUTER IS PROGRAMMED TO PROVIDE SHIFT REGISTERS WHICH DEFINE EACH INDEX POSITION OF THE CHASSIS AND LOGIC SIGNALS ARE SHIFTED THROUGH THE SHIFT REGISTER TO CONTINUALLY LOCATE ANY CHUCK WHICH IS DEFECTIVELY LOADED SO AS TO PREVENT THE SUCCESSFUL COMPLETION OF A HEADER ASSEMBLY. THE COMPUTER THEN DISABLES EACH SUBSEQUENT STATION AS THE DEFECTABLY LOADED CHUCK IS POSITIONED AT THE RESPECTIVE STATION.

Inventors

  • 👤 Lewis C King
  • 👤 Gerald A Yearsley
  • 👤 Anthony L Adams
  • 👤 Marion I Simmons
  • 👤 Eugene G Altenburger
  • 👤 Billy P Yager

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-01 01:30
CPC Classifications
H; H10; H10P; H10P72/00; H10P72/04; H10P72/0438; F; F26; F26B; F26B13/00; F26B13/10; Y; Y10; Y10T; Y10T29/00; Y10T29/53; Y10T29/53026; Y10T29/5303; Y10T29/5313; Y10T29/53187

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1974-11-08 1975-05-10 1975-11-09 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1978-11-08 1979-05-10 1979-11-09 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1982-11-08 1983-05-10 1983-11-09 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag