← Back to Patent Explorer
US3610909A Expired / Lapsed US ⏱️ 0.0 years remaining

Data conversion system

Assignee: Boeing Co
•
Filing: 1970-03-30
•
Granted: 1971-10-05
•
Expires: 1990-03-30
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An electronic system for converting an analog input signal into typical synchro or resolver-type signals. The input voltage is compared with function waveform such as a ramp voltage of a given frequency which is synchronized to the alternating current and power source. When the input voltage balances out the ramp voltage, a sampling pulse is generated. With this pulse, the instantaneous values of two-power frequency sine waves are measured and held in sample-and-hold circuits. The two-power frequency signals are phase-locked to the ramp voltage and can be derived from a biphase oscillator. Coupled to the sample-and-hold circuits are power frequency modulators and output amplifiers with active filters which provide a pair of synchro or resolvertype output signals. The ramp voltage generator and sine wave generator are commonly utilized in the case of a plurality of converter channels.

Inventors

  • 👤 Jan Jeppsson

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-02 14:47
CPC Classifications
G; G06; G06G; G06G7/00; G06G7/12; G06G7/22

Claims Analysis

Total Claims: 11
Claim 1
Independent Claim 253 words
An analog to synchro signal converter comprising: means for comparing said analog signal and a reference signal to generate a sampling pulse; a first sample-hold circuit responsive to said sampling pulse for sampling a first sine wave of a predetermined frequency and holding said sampled signal in the interval between samplings to produce a first sample-hold output signal; a second sample-hold cIrcuit responsive to said sampling pulse for sampling a second sine wave of said predetermined frequency and out of phase with said first sine wave and holding said sampled signal in the interval between samplings; first modular circuit means; first integrator circuit means for receiving the sample-hold output signal from said first sample-hold circuit, said first integrator circuit means interposed between said first samplehold circuit and said first modulator circuit means; a first feedback path coupled between the output of said first integrator circuit and the input of said first sample-hold circuit; second modulator circuit means; second integrator circuit means for receiving the sample-hold output signal from said second sample-hold circuit, said second integrator circuit means interposed between said second samplehold circuit and said second modulator circuit means; a second feedback path coupled between the output of said second integrator circuit and the input of said second sample-hold circuit; first amplifier and filter means coupled to the output of said first integrator circuit and providing a first converter output signal; and second amplifier and filter means coupled to the output of said second integrator circuit and providing a second converter output signal.
Claim 2
Dependent Claim 253 words
An analog to synchro signal converter comprising: means for comparing said analog signal and a reference signal to generate a sampling pulse; a first sample-hold circuit responsive to said sampling pulse for sampling a first sine wave of a predetermined frequency and holding said sampled signal in the interval between samplings to produce a first sample-hold output signal; a second sample-hold cIrcuit responsive to said sampling pulse for sampling a second sine wave of said predetermined frequency and out of phase with said first sine wave and holding said sampled signal in the interval between samplings; first modular circuit means; first integrator circuit means for receiving the sample-hold output signal from said first sample-hold circuit, said first integrator circuit means interposed between said first samplehold circuit and said first modulator circuit means; a first feedback path coupled between the output of said first integrator circuit and the input of said first sample-hold circuit; second modulator circuit means; second integrator circuit means for receiving the sample-hold output signal from said second sample-hold circuit, said second integrator circuit means interposed between said second samplehold circuit and said second modulator circuit means; a second feedback path coupled between the output of said second integrator circuit and the input of said second sample-hold circuit; first amplifier and filter means coupled to the output of said first integrator circuit and providing a first converter output signal; and second amplifier and filter means coupled to the output of said second integrator circuit and providing a second converter output signal.
Claim 3
Dependent Claim 40 words
The converter according to claim 1 wherein said means for comparing said analog signal and a reference signal to generate a sampling pulse comprises comparator means for providing a step voltage when said compared signals are of the same value.
Claim 4
Dependent Claim 23 words
The converter according to claim 2 further comprising differentiator and pulse shaper means coupled to said comparator means for providing said sampling pulse.
Claim 5
Dependent Claim 14 words
The converter according to claim 1 wherein said reference signal comprises an exponential waveform.
Claim 6
Dependent Claim 14 words
The converter according to claim 1 wherein said reference signal comprises a linear waveform.
Claim 7
Dependent Claim 26 words
The converter according to claim 1 wherein said reference signal has a repetition frequency equal to said predetermined frequency or a subharmonic of said predetermined frequency.
Claim 8
Independent Claim 303 words
A system for converting a plurality of analog-type signals into a plurality of pairs of synchro-type signals comprising in combination: means for generating a reference signal; means for generating a first sine wave voltage of a predetermined frequency and phase and a second sine wave voltage of said predetermined frequency and out of phase with said first sine wave voltage; first comparator and pulse shaper means for comparing a first of said plurality of analog-type signals with said reference signal to generate a first sampling pulse; first sample and hold circuit means responsive to said first sampling pulse and said first sine wave voltage; second sample and hold circuit means responsive to said first sampling pulse and said second sine wave voltage; first modulator, amplifier, and filter means coupled to said first sample and hold circuit means to provide one of a first pair of said plurality of pairs of synchro-type signals; second modulator, amplifier, and filter means coupled to said second sample and hold circuit means to provide the other of said first pair of synchro-type signals; a second comparator and pulse shaper means for comparing a second of said plurality of analog-type signals with said reference signal to generate a second sampling pulse; third sample and hold circuit means responsive to said second sampling pulse and said first sine wave voltage; fourth sample and hold circuit means responsive to said second sampling pulse and said second sine wave voltage; third modulator, amplifier, and filter means coupled to said third sample and hold circuit means to provide one of a second pair of said plurality of pairs of synchro-type signals; and fourth modulator, amplifier, and filter means coupled to said fourth sample and hold circuit means to provide the other of said seCond pair of said plurality of pairs of synchro-type signals.
Claim 9
Independent Claim 303 words
A system for converting a plurality of analog-type signals into a plurality of pairs of synchro-type signals comprising in combination: means for generating a reference signal; means for generating a first sine wave voltage of a predetermined frequency and phase and a second sine wave voltage of said predetermined frequency and out of phase with said first sine wave voltage; first comparator and pulse shaper means for comparing a first of said plurality of analog-type signals with said reference signal to generate a first sampling pulse; first sample and hold circuit means responsive to said first sampling pulse and said first sine wave voltage; second sample and hold circuit means responsive to said first sampling pulse and said second sine wave voltage; first modulator, amplifier, and filter means coupled to said first sample and hold circuit means to provide one of a first pair of said plurality of pairs of synchro-type signals; second modulator, amplifier, and filter means coupled to said second sample and hold circuit means to provide the other of said first pair of synchro-type signals; a second comparator and pulse shaper means for comparing a second of said plurality of analog-type signals with said reference signal to generate a second sampling pulse; third sample and hold circuit means responsive to said second sampling pulse and said first sine wave voltage; fourth sample and hold circuit means responsive to said second sampling pulse and said second sine wave voltage; third modulator, amplifier, and filter means coupled to said third sample and hold circuit means to provide one of a second pair of said plurality of pairs of synchro-type signals; and fourth modulator, amplifier, and filter means coupled to said fourth sample and hold circuit means to provide the other of said seCond pair of said plurality of pairs of synchro-type signals.
Claim 10
Dependent Claim 22 words
The system according to claim 7 wherein said means for generating said first and second sine wave voltages comprises biphase oscillator means.
Claim 11
Dependent Claim 26 words
The system according to claim 7 wherein said reference signal has a repetition frequency equal to said predetermined frequency of a subharmonic of said predetermined frequency.

References Cited (Backward Citations)

US3384738A Cited
US3478198A Cited
US3555261A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1974-10-04 1975-04-05 1975-10-05 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1978-10-04 1979-04-05 1979-10-05 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1982-10-04 1983-04-05 1983-10-05 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag