Patent US3605084A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3605084A Expired / Lapsed US ⏱️ 0.0 years remaining

Apparatus for digital control of traffic control timers

Assignee: REMOTE CONTROLS CORP
•
Filing: 1969-10-02
•
Granted: 1971-09-14
•
Expires: 1989-10-02
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A traffic control system utilizing digital timing signals, which can be derived from locally available 60 hertz power, to time each traffic interval. The timing signals are transformed to pulses marking the initiation of each traffic interval. These in turn are converted into signals which can be transmitted, for example via two pair of electrical conductors, from a remote traffic guidance center to a local traffic controller in which they are reconverted to signals for each traffic phase. These phase signals are then steered to switching circuits which control energization of the traffic signal indicators. The timing circuit can be utilized independently as a cyclic timer, either with or without conversion for transmission to a remote location.

Inventors

  • 👤 John Matysek

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 10:12
CPC Classifications
H; H03; H03K; H03K17/00; H03K17/28; H03K17/292; G; G08; G08G; G08G1/00; G08G1/07; G08G1/081; G08G1/085

Claims Analysis

Total Claims: 36
Claim 1
Independent Claim 164 words
A cyclic timer comprising: 1. clock means adapted for connection to an alternating current voltage source for providing timing pulses at discrete time intervals; 2. a plurality of conversion circuits, each including: a. a gating circuit having a plurality of input terminals and an output terminal, the output terminal providing an output signal when and only when an input signal is applied to each input terminal; and b. pulse selection means connecting each input terminal of an associated gating circuit to said clock means and capable of applying selected timing pulses from said clock means to the input terminals of said associated gating circuit to cause an output signal at the output terminal of said associated gating circuit in response to a preselected one of the clock means timing pulses; and 3. means connecting the output terminal of one of said gating circuits to said clock means to reset said clock means in response to an output signal on that gating circuit output terminal.
Claim 2
Dependent Claim 164 words
A cyclic timer comprising: 1. clock means adapted for connection to an alternating current voltage source for providing timing pulses at discrete time intervals; 2. a plurality of conversion circuits, each including: a. a gating circuit having a plurality of input terminals and an output terminal, the output terminal providing an output signal when and only when an input signal is applied to each input terminal; and b. pulse selection means connecting each input terminal of an associated gating circuit to said clock means and capable of applying selected timing pulses from said clock means to the input terminals of said associated gating circuit to cause an output signal at the output terminal of said associated gating circuit in response to a preselected one of the clock means timing pulses; and 3. means connecting the output terminal of one of said gating circuits to said clock means to reset said clock means in response to an output signal on that gating circuit output terminal.
Claim 3
Dependent Claim 106 words
a plurality of conversion circuits, each including: a. a gating circuit having a plurality of input terminals and an output terminal, the output terminal providing an output signal when and only when an input signal is applied to each input terminal; and b. pulse selection means connecting each input terminal of an associated gating circuit to said clock means and capable of applying selected timing pulses from said clock means to the input terminals of said associated gating circuit to cause an output signal at the output terminal of said associated gating circuit in response to a preselected one of the clock means timing pulses; and
Claim 4
Dependent Claim 106 words
a plurality of conversion circuits, each including: a. a gating circuit having a plurality of input terminals and an output terminal, the output terminal providing an output signal when and only when an input signal is applied to each input terminal; and b. pulse selection means connecting each input terminal of an associated gating circuit to said clock means and capable of applying selected timing pulses from said clock means to the input terminals of said associated gating circuit to cause an output signal at the output terminal of said associated gating circuit in response to a preselected one of the clock means timing pulses; and
Claim 5
Dependent Claim 50 words
A cyclic timer as claimed in claim 1 in which each conversion circuit further comprises memory means connected to the output terminal of the associated gating circuit to provide a function signal when that gating circuit is the most recent gating circuit to have generated a gating circuit output signal.
Claim 6
Dependent Claim 141 words
a plurality of conversion circuits, each including: a. a gating circuit having a plurality of input terminals and an output terminal, the output terminal providing an output signal when and only when an input signal is applied to each input terminal; and b. pulse selection means connecting each input terminal of an associated gating circuit to said clock means and capable of applying selected timing pulses from said clock means to the input terminals of said associated gating circuit to cause an outpUt signal at the output terminal of said associated gating circuit in response to a preselected one of the clock means timing pulses; c. memory means connected to the output terminal of the associated gating circuit to provide a function signal when that gating circuit is the most recent gating circuit to have generated a gating circuit output signal;
Claim 7
Dependent Claim 141 words
a plurality of conversion circuits, each including: a. a gating circuit having a plurality of input terminals and an output terminal, the output terminal providing an output signal when and only when an input signal is applied to each input terminal; and b. pulse selection means connecting each input terminal of an associated gating circuit to said clock means and capable of applying selected timing pulses from said clock means to the input terminals of said associated gating circuit to cause an outpUt signal at the output terminal of said associated gating circuit in response to a preselected one of the clock means timing pulses; c. memory means connected to the output terminal of the associated gating circuit to provide a function signal when that gating circuit is the most recent gating circuit to have generated a gating circuit output signal;
Claim 8
Dependent Claim 105 words
a plurality of conversion circuits, each including: a. a gating circuit having a plurality of input terminals and an output terminal, the output terminal providing an output signal when and only when an input signal is applied to each input terminal; and b. pulse selection means connecting each input terminal of an associated gating circuit to said clock means and capable of applying selected timing pulses from said clock means to the input terminals of said associated gating circuit to cause an output signal at the output terminal of said associated gating circuit in response to a preselected one of the clock means timing pulses;
Claim 9
Dependent Claim 105 words
a plurality of conversion circuits, each including: a. a gating circuit having a plurality of input terminals and an output terminal, the output terminal providing an output signal when and only when an input signal is applied to each input terminal; and b. pulse selection means connecting each input terminal of an associated gating circuit to said clock means and capable of applying selected timing pulses from said clock means to the input terminals of said associated gating circuit to cause an output signal at the output terminal of said associated gating circuit in response to a preselected one of the clock means timing pulses;
Claim 10
Dependent Claim 25 words
decoding means connected to said encoding means for decoding said line signals into a plurality of function signals corresponding with said gating circuits output signals.
Claim 11
Dependent Claim 25 words
decoding means connected to said encoding means for decoding said line signals into a plurality of function signals corresponding with said gating circuits output signals.
Claim 12
Dependent Claim 39 words
reset means connected to the output terminal of one of said gating circuits and adapted to apply a reset signal to the source of digital timing pulses in response to an output signal on that gating circuit output terminal.
Claim 13
Dependent Claim 39 words
reset means connected to the output terminal of one of said gating circuits and adapted to apply a reset signal to the source of digital timing pulses in response to an output signal on that gating circuit output terminal.
Claim 14
Dependent Claim 32 words
means connecting the output terminal of one of said gating circuits to said clock means to reset said clock means in response to an output signal on that gating circuit output terminal;
Claim 15
Dependent Claim 32 words
means connecting the output terminal of one of said gating circuits to said clock means to reset said clock means in response to an output signal on that gating circuit output terminal;
Claim 16
Dependent Claim 33 words
means connecting the output terminal of one of said gating circuits to said clock means to reset said clock means in response to an output signal on that gating circuit output terminal; and
Claim 17
Dependent Claim 33 words
means connecting the output terminal of one of said gating circuits to said clock means to reset said clock means in response to an output signal on that gating circuit output terminal; and
Claim 18
Dependent Claim 10 words
A cyclic timer as claimed in claim 1 further comprising:
Claim 19
Dependent Claim 32 words
means connecting the output terminal of one of said gating circuits to said clock means to reset said clock means in response to an output signal on that gating circuit output terminal.
Claim 20
Dependent Claim 32 words
means connecting the output terminal of one of said gating circuits to said clock means to reset said clock means in response to an output signal on that gating circuit output terminal.
Claim 21
Dependent Claim 23 words
function steering means connected to said memory means for transforming function signals into traffic control commands for each traffic interval at an intersection.
Claim 22
Dependent Claim 23 words
function steering means connected to said memory means for transforming function signals into traffic control commands for each traffic interval at an intersection.
Claim 23
Dependent Claim 26 words
encoding means connected to said gating circuit output terminals for encoding output signals from said plurality of gating circuits into a lesser plurality of line signals;
Claim 24
Dependent Claim 26 words
encoding means connected to said gating circuit output terminals for encoding output signals from said plurality of gating circuits into a lesser plurality of line signals;
Claim 25
Dependent Claim 5 words
A traffic control system comprising:
Claim 26
Dependent Claim 5 words
A traffic control system comprising:
Claim 27
Dependent Claim 26 words
decoding means connected to said encoding means for decoding said line signals into a plurality of function signals corresponding with said gating circuit output signals; and
Claim 28
Dependent Claim 26 words
decoding means connected to said encoding means for decoding said line signals into a plurality of function signals corresponding with said gating circuit output signals; and
Claim 29
Dependent Claim 46 words
A traffic control system as claimed in claim 4 further comprising further switching means connected to said function steering means and adapted for connection to traffic signal indicators and to a power source for switching power to traffic signal indicators in response to traffic control commands.
Claim 30
Dependent Claim 5 words
A traffic control system comprising:
Claim 31
Dependent Claim 5 words
A traffic control system comprising:
Claim 32
Dependent Claim 23 words
function steering means connected to said decoding means for transforming function signals into traffic control commands for each traffic interval at an intersection.
Claim 33
Dependent Claim 23 words
function steering means connected to said decoding means for transforming function signals into traffic control commands for each traffic interval at an intersection.
Claim 34
Dependent Claim 47 words
A traffic control system as claimed in claim 6 further comprising further switching means connected to said function steering means and adapted for connection to traffic signal indicators and to a power source for switching power to the traffic signal indicators in response to traffic control commands.
Claim 35
Dependent Claim 4 words
A cyclic timer comprising:
Claim 36
Dependent Claim 4 words
A cyclic timer comprising:

References Cited (Backward Citations)

US3363185A Cited
US3423733A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1974-09-13 1975-03-15 1975-09-14 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1978-09-13 1979-03-15 1979-09-14 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1982-09-13 1983-03-15 1983-09-14 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag